Vladimirescu, 2019 - Google Patents
The Synergy SPICE–Compact ModelsVladimirescu, 2019
- Document ID
- 14625254529121067819
- Author
- Vladimirescu A
- Publication year
- Publication venue
- ESSDERC 2019-49th European Solid-State Device Research Conference (ESSDERC)
External Links
Snippet
SPICE became the de facto standard Integrated Circuit (IC) design tool due in part to being an open-source software program and incorporating mathematical models for the behavior of the semiconductor devices at the core of ICs. The chosen detail level of the device …
- 235000013599 spices 0 abstract description 43
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Marani et al. | A simulation study of analogue and logic circuits with CNTFETs | |
McAndrew et al. | Best practices for compact modeling in Verilog-A | |
Amrouch et al. | Impact of variability on processor performance in negative capacitance finfet technology | |
Cheng et al. | A physical and scalable IV model in BSIM3v3 for analog/digital circuit simulation | |
Saha | Compact models for integrated circuit design: conventional transistors and beyond | |
Watts et al. | Advanced compact models for MOSFETs | |
Liu et al. | BSIM4 and MOSFET modeling for IC simulation | |
Pandit et al. | Nano-scale CMOS analog circuits: models and CAD techniques for high-level design | |
Iskander et al. | Hierarchical sizing and biasing of analog firm intellectual properties | |
McAndrew | Compact models for MOS transistors: successes and challenges | |
Vladimirescu | The Synergy SPICE–Compact Models | |
Shamsir et al. | Semiconductor device modeling and simulation for electronic circuit design | |
Gupta et al. | STEAM: Spline-based tables for efficient and accurate device modelling | |
Daseking et al. | Vista: a VLSI CAD system | |
Lee et al. | Discrete Circuit Optimization | |
Choi et al. | Enhancement and Expansion of the Neural Network-Based Compact Model Using a Binning Method | |
Elhamshary et al. | A New Second Order Nonlinear Formulation for Fast-SPICE Circuit Simulation | |
Nagel et al. | Is SPICE good enough for tomorrow's analog? | |
Schlichtmann et al. | Digital design at a crossroads how to make statistical design methodologies industrially relevant | |
Päivänsäde | Dynamic power estimation with a hardware emulation acquired switching activity model | |
Grabinski et al. | FOSS EKV 2.6 parameter extractor | |
Kriplani | Transistor modeling using advanced circuit simulator technology | |
Wolfson et al. | 2-D Modeling of Dual-Gate MOSFET Devices Using Quintic Splines | |
Chan et al. | Practical compact modeling approaches and options for sub-0.1 μm CMOS technologies | |
Kriplani | Modelling colored noise under large-signal conditions |