Marani et al., 2016 - Google Patents
A simulation study of analogue and logic circuits with CNTFETsMarani et al., 2016
- Document ID
- 12890393320349748060
- Author
- Marani R
- Perri A
- Publication year
- Publication venue
- ECS Journal of Solid State Science and Technology
External Links
Snippet
In this paper we have implemented the semi-empirical compact model for CNTFETs already proposed by us to simulate typical analogue circuits and logic blocks both in SPICE, using ABM library, and in Verilog-A. The obtained results have been the same in static simulations …
- 238000004088 simulation 0 title abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Marani et al. | A simulation study of analogue and logic circuits with CNTFETs | |
Watts et al. | Advanced compact models for MOSFETs | |
Vladimirescu et al. | The simulation of MOS integrated circuits using SPICE2 | |
Marani et al. | A compact noise model for C-CNTFETs | |
Zhao et al. | Modeling of a standard 0.35 μm CMOS technology operating from 77 K to 300 K | |
US8418120B2 (en) | Solutions for netlist reduction for multi-finger devices | |
Liu et al. | BSIM4 and MOSFET modeling for IC simulation | |
KR20220048941A (en) | Systems, methods, and computer program products for transistor compact modeling using artificial neural networks | |
Marani et al. | A DC thermal model of carbon nanotube field effect transistors for CAD applications | |
Prégaldiny et al. | An advanced explicit surface potential model physically accounting for the quantization effects in deep-submicron MOSFETs | |
He et al. | BSIM5: An advanced charge-based MOSFET model for nanoscale VLSI circuit simulation | |
Hasan et al. | Numerical modeling and implementation in circuit simulator of SOI four-gate transistor (G4FET) using multidimensional Lagrange and Bernstein polynomial | |
Marani et al. | Simulation of A/D Circuits Based on CNTFETs both in SPICE and Verilog-A | |
Butzen et al. | Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits | |
US10002217B2 (en) | Region based device bypass in circuit simulation | |
Narendiran et al. | A physics-based model of double-gate tunnel FET for circuit simulation | |
US20150073738A1 (en) | Determining process variation using device threshold sensitivites | |
US10706209B2 (en) | Estimation of effective channel length for FinFETs and nano-wires | |
Marani et al. | performance evaluation of CNTFET-based analog circuits: a review | |
Marani et al. | Design and Characterization of Digital Gates based on CNTFET and CMOS Technology | |
Marani et al. | Analysis of noise in current mirror circuits based on CNTFET and MOSFET | |
Choi et al. | Enhancement and Expansion of the Neural Network-Based Compact Model Using a Binning Method | |
US20160162625A1 (en) | Mapping Intermediate Material Properties To Target Properties To Screen Materials | |
Vladimirescu | The Synergy SPICE–Compact Models | |
Wolfson et al. | 2-D Modeling of Dual-Gate MOSFET Devices Using Quintic Splines |