Marani et al., 2016 - Google Patents
A simulation study of analogue and logic circuits with CNTFETsMarani et al., 2016
View PDF- Document ID
- 12890393320349748060
- Author
- Marani R
- Perri A
- Publication year
- Publication venue
- ECS Journal of Solid State Science and Technology
External Links
Snippet
In this paper we have implemented the semi-empirical compact model for CNTFETs already proposed by us to simulate typical analogue circuits and logic blocks both in SPICE, using ABM library, and in Verilog-A. The obtained results have been the same in static simulations …
- 238000004088 simulation 0 title abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
- G06F17/21—Text processing
- G06F17/22—Manipulating or registering by use of codes, e.g. in sequence of text characters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Marani et al. | A simulation study of analogue and logic circuits with CNTFETs | |
Marani et al. | Comparison of ABM SPICE library with Verilog-A for Compact CNTFET model implementation | |
Cheng et al. | A physical and scalable IV model in BSIM3v3 for analog/digital circuit simulation | |
Watts et al. | Advanced compact models for MOSFETs | |
Marani et al. | A compact noise model for C-CNTFETs | |
Zhao et al. | Modeling of a standard 0.35 μm CMOS technology operating from 77 K to 300 K | |
Gelao et al. | Effects of temperature in CNTFET-based design of analog circuits | |
Cheng et al. | TFT compact modeling | |
US20130024828A1 (en) | Solutions for netlist reduction for multi-finger devices | |
Gelao et al. | Effects of temperature in CNTFET-based design of digital circuits | |
Marani et al. | CNTFET-based design of current mirror in comparison with MOS technology | |
Marani et al. | A DC thermal model of carbon nanotube field effect transistors for CAD applications | |
He et al. | BSIM5: An advanced charge-based MOSFET model for nanoscale VLSI circuit simulation | |
Cheng et al. | Nanowire gate-all-around MOSFETs modeling: Ballistic transport incorporating the source-to-drain tunneling | |
Fuketa et al. | Design guidelines to achieve minimum energy operation for ultra low voltage tunneling FET logic circuits | |
Hamzah et al. | Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor | |
Marani et al. | performance evaluation of CNTFET-based digital circuits: a review | |
Marani et al. | Techniques to improve the Performance in the CNTFET-based Analogue Circuit Design | |
Marani et al. | Simulation of A/D Circuits Based on CNTFETs both in SPICE and Verilog-A | |
Narendiran et al. | A physics-based model of double-gate tunnel FET for circuit simulation | |
Marani et al. | Thermal Effects in the Design of CNTFET-Based Digital Circuits | |
Marani et al. | performance evaluation of CNTFET-based analog circuits: a review | |
Marani et al. | Design and Characterization of Digital Gates based on CNTFET and CMOS Technology | |
US10706209B2 (en) | Estimation of effective channel length for FinFETs and nano-wires | |
Marani et al. | Analysis of noise in current mirror circuits based on CNTFET and MOSFET |