[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kou et al., 2014 - Google Patents

Impact of process variations on reliability and performance of 32-nm 6T SRAM at near threshold voltage

Kou et al., 2014

Document ID
14653084190594294781
Author
Kou L
Robinson W
Publication year
Publication venue
2014 IEEE Computer Society Annual Symposium on VLSI

External Links

Snippet

Power consumption has become a major concern of integrated circuit (IC) design, especially for SRAM design. Reducing the supply voltage to the near-threshold region is one method to reduce the power consumption. However, operating in this region makes the circuit more …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Huang et al. A high performance SEU tolerant latch
Pal et al. Highly stable low power radiation hardened memory-by-design SRAM for space applications
Garg Analysis and design of resilient VLSI circuits: mitigating soft errors and process variations
Lin et al. A 11-transistor nanoscale CMOS memory cell for hardening to soft errors
Shah et al. Soft error hardened asymmetric 10T SRAM cell for aerospace applications
Samandari-Rad et al. Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield
Pown et al. Investigation of radiation hardened TFET SRAM cell for mitigation of single event upset
Raghuram et al. Double node upset tolerant RHBD15T SRAM cell design for space applications
Du et al. A constrained layout placement approach to enhance pulse quenching effect in large combinational circuits
Dohar et al. A 1.2 V, highly reliable RHBD 10T SRAM cell for aerospace application
Almeida et al. Analysis of 6 T SRAM cell in sub-45 nm CMOS and FinFET technologies
Keller et al. DD1: a QDI, radiation-hard-by-design, near-threshold 18uW/MIPS microcontroller in 40nm bulk CMOS
Kou et al. Impact of process variations on reliability and performance of 32-nm 6T SRAM at near threshold voltage
Shekhar et al. Design of highly reliable radiation hardened 10T SRAM cell for low voltage applications
Balasubramanian et al. Effects of random dopant fluctuations (RDF) on the single event vulnerability of 90 and 65 nm CMOS technologies
Royer et al. Evolution of radiation-induced soft errors in FinFET SRAMs under process variations beyond 22nm
Lv et al. A highly reliable radiation hardened 8T SRAM cell design
Sasaki et al. Circuit and latch capable of masking soft errors with Schmitt trigger
Narasimham et al. Test circuit for measuring pulse widths of single-event transients causing soft errors
Zhang et al. Frequency dependence of heavy-ion-induced single-event responses of flip-flops in a 16-nm bulk FinFET technology
Mostafa et al. A design-oriented soft error rate variation model accounting for both die-to-die and within-die variations in submicrometer CMOS SRAM cells
Gupta et al. Soft error hardened voltage bootstrapped Schmitt trigger design for reliable circuits
Kou Impact of process variations on soft error sensitivity of 32-nm VLSI circuits in near-threshold region
Shen et al. A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model
Mostafa et al. Analytical soft error models accounting for die-to-die and within-die variations in sub-threshold SRAM cells