[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Shekhar et al., 2022 - Google Patents

Design of highly reliable radiation hardened 10T SRAM cell for low voltage applications

Shekhar et al., 2022

Document ID
10227865628381522224
Author
Shekhar R
Kumar C
Publication year
Publication venue
Integration

External Links

Snippet

With growing interest in near-threshold voltage regime (NTV) to make energy-efficient circuits, their operation has become less reliable and prone to errors. A soft error is one of the significant reliability concerns in Static random access memories (SRAM) cells, and due …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write (R-W) circuits
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G11C7/227—Timing of memory operations based on dummy memory elements or replica circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/06—Sense amplifier related aspects
    • G11C2207/065—Sense amplifier drivers

Similar Documents

Publication Publication Date Title
Qi et al. A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets
Guo et al. Design of area-efficient and highly reliable RHBD 10T memory cell for aerospace applications
Zhao et al. Novel write-enhanced and highly reliable RHPD-12T SRAM cells for space applications
Pal et al. Highly stable low power radiation hardened memory-by-design SRAM for space applications
Pal et al. Soft-error resilient read decoupled SRAM with multi-node upset recovery for space applications
Prasad et al. Power optimized SRAM cell with high radiation hardened for aerospace applications
Atias et al. A low-voltage radiation-hardened 13T SRAM bitcell for ultralow power space applications
Giterman et al. Area and energy-efficient complementary dual-modular redundancy dynamic memory for space applications
Pal et al. Soft-error-immune read-stability-improved SRAM for multi-node upset tolerance in space applications
Shah et al. Soft error hardened asymmetric 10T SRAM cell for aerospace applications
Kumar et al. A highly reliable and energy efficient radiation hardened 12T SRAM cell design
Ch et al. Single-event multiple effect tolerant RHBD14T SRAM cell design for space applications
Raghuram et al. Double node upset tolerant RHBD15T SRAM cell design for space applications
Dohar et al. A 1.2 V, highly reliable RHBD 10T SRAM cell for aerospace application
Shekhar et al. Design of highly reliable radiation hardened 10T SRAM cell for low voltage applications
Prasad et al. Low power and write-enhancement RHBD 12T SRAM cell for aerospace applications
Sachdeva Design of a stable single sided 11t static random access memory cell with improved critical charge
Prasad et al. Energy-efficient radiation hardened SRAM cell for low voltage terrestrial applications
Prasad et al. Double-node-upset aware SRAM bit-cell for aerospace applications
Zhao et al. Novel radiation-hardened SRAM for immune soft-error in space-radiation environments
Sharma et al. Radiation hardened 12T SRAM cell with improved writing capability for space applications
Zhao et al. Write‐enhanced and radiation‐hardened SRAM for multi‐node upset tolerance in space‐radiation environments
Bai et al. Highly stable soft-error immune SRAM with multi-node upset recovery for aerospace applications
Yeung et al. Robust sense amplifier design under random dopant fluctuations in nano-scale CMOS technologies
Kumar et al. A robust radiation resistant SRAM cell for space and military applications