Arunachalam et al., 2015 - Google Patents
An online wear state monitoring methodology for off-the-shelf embedded processorsArunachalam et al., 2015
View PDF- Document ID
- 14020143792665968369
- Author
- Arunachalam S
- Chantem T
- Dick R
- Hu X
- Publication year
- Publication venue
- 2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS)
External Links
Snippet
The continued scaling of transistors has led to an exponential increase in on-chip power density, which has resulted in increasing temperature. In turn, the increase in temperature directly leads to the increase in the rate of wear of a processor. Negative-bias temperature …
- 238000000034 method 0 title abstract description 52
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2868—Complete testing stations; systems; procedures; software aspects
- G01R31/287—Procedures; Software aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2642—Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Blome et al. | Self-calibrating online wearout detection | |
Agarwal et al. | Optimized circuit failure prediction for aging: Practicality and promise | |
Khoshavi et al. | Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods | |
US20200072897A1 (en) | Optimization of integrated circuit reliability | |
US20090044160A1 (en) | Dynamic critical path detector for digital logic circuit paths | |
Sato et al. | DART: Dependable VLSI test architecture and its implementation | |
US12092684B2 (en) | Integrated circuit workload, temperature, and/or sub-threshold leakage sensor | |
US20150160291A1 (en) | Semiconductor sensor reliability operation | |
Hong et al. | Lifetime reliability enhancement of microprocessors: Mitigating the impact of negative bias temperature instability | |
Wang et al. | A novel peak power supply noise measurement and adaptation system for integrated circuits | |
Jin et al. | Unified capture scheme for small delay defect detection and aging prediction | |
Chandra | Monitoring reliability in embedded processors-a multi-layer view | |
US20150112660A1 (en) | Semiconductor sensor reliability | |
Fetzer | Using adaptive circuits to mitigate process variations in a microprocessor design | |
Arunachalam et al. | An online wear state monitoring methodology for off-the-shelf embedded processors | |
Lanzieri et al. | A review of techniques for ageing detection and monitoring on embedded systems | |
Moghaddasi et al. | Instruction-level NBTI stress estimation and its application in runtime aging prediction for embedded processors | |
Lai et al. | Accurate and inexpensive performance monitoring for variability-aware systems | |
Yi et al. | A scan-based on-line aging monitoring scheme | |
Zandian et al. | Wearmon: Reliability monitoring using adaptive critical path testing | |
WO2023084529A1 (en) | Integrated circuit degradation estimation and time-of-failure prediction using workload and margin sensing | |
Seok et al. | Recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits | |
Guo et al. | Circuit techniques for BTI and EM accelerated and active recovery | |
Chhablani et al. | Online inertia-based temperature estimation for reliability enhancement | |
Deb et al. | Overview of Health Monitoring Techniques for Reliability. |