[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Arunachalam et al., 2015 - Google Patents

An online wear state monitoring methodology for off-the-shelf embedded processors

Arunachalam et al., 2015

View PDF
Document ID
14020143792665968369
Author
Arunachalam S
Chantem T
Dick R
Hu X
Publication year
Publication venue
2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS)

External Links

Snippet

The continued scaling of transistors has led to an exponential increase in on-chip power density, which has resulted in increasing temperature. In turn, the increase in temperature directly leads to the increase in the rate of wear of a processor. Negative-bias temperature …
Continue reading at digitalcommons.usu.edu (PDF) (other versions)

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868Complete testing stations; systems; procedures; software aspects
    • G01R31/287Procedures; Software aspects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30Marginal testing, e.g. varying supply voltage
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/31725Timing aspects, e.g. clock distribution, skew, propagation delay
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2642Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing

Similar Documents

Publication Publication Date Title
Blome et al. Self-calibrating online wearout detection
Agarwal et al. Optimized circuit failure prediction for aging: Practicality and promise
Khoshavi et al. Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods
US20200072897A1 (en) Optimization of integrated circuit reliability
US20090044160A1 (en) Dynamic critical path detector for digital logic circuit paths
Sato et al. DART: Dependable VLSI test architecture and its implementation
US12092684B2 (en) Integrated circuit workload, temperature, and/or sub-threshold leakage sensor
US20150160291A1 (en) Semiconductor sensor reliability operation
Hong et al. Lifetime reliability enhancement of microprocessors: Mitigating the impact of negative bias temperature instability
Wang et al. A novel peak power supply noise measurement and adaptation system for integrated circuits
Jin et al. Unified capture scheme for small delay defect detection and aging prediction
Chandra Monitoring reliability in embedded processors-a multi-layer view
US20150112660A1 (en) Semiconductor sensor reliability
Fetzer Using adaptive circuits to mitigate process variations in a microprocessor design
Arunachalam et al. An online wear state monitoring methodology for off-the-shelf embedded processors
Lanzieri et al. A review of techniques for ageing detection and monitoring on embedded systems
Moghaddasi et al. Instruction-level NBTI stress estimation and its application in runtime aging prediction for embedded processors
Lai et al. Accurate and inexpensive performance monitoring for variability-aware systems
Yi et al. A scan-based on-line aging monitoring scheme
Zandian et al. Wearmon: Reliability monitoring using adaptive critical path testing
WO2023084529A1 (en) Integrated circuit degradation estimation and time-of-failure prediction using workload and margin sensing
Seok et al. Recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits
Guo et al. Circuit techniques for BTI and EM accelerated and active recovery
Chhablani et al. Online inertia-based temperature estimation for reliability enhancement
Deb et al. Overview of Health Monitoring Techniques for Reliability.