[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wang et al., 2015 - Google Patents

A novel peak power supply noise measurement and adaptation system for integrated circuits

Wang et al., 2015

View PDF
Document ID
8805086991788059013
Author
Wang X
Zhang D
Su D
Winemberg L
Tehranipoor M
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

For 45-nm technologies and below, the maximum operation frequency of integrated circuits (ICs) has reached multiple gigahertz. At the same time, the size of modern ICs has increased significantly with several billions of transistors integrated on each die. When a large number …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868—Complete testing stations; systems; procedures; software aspects
    • G01R31/287—Procedures; Software aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
Quinn Challenges in testing complex systems
Agarwal et al. Optimized circuit failure prediction for aging: Practicality and promise
Wang et al. A novel peak power supply noise measurement and adaptation system for integrated circuits
Mitra et al. The resilience wall: Cross-layer solution strategies
Sato et al. DART: Dependable VLSI test architecture and its implementation
Valdes-Pena et al. Design and validation of configurable online aging sensors in nanometer-scale FPGAs
Wang et al. Aging adaption in integrated circuits using a novel built-in sensor
Sadi et al. A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs
Mossa et al. Hardware trojans in 3-D ICs due to NBTI effects and countermeasure
Berry et al. IBM z14: Processor characterization and power management for high-reliability mainframe systems
Karimi et al. A low area overhead NBTI/PBTI sensor for SRAM memories
Li et al. Robust and in-situ self-testing technique for monitoring device aging effects in pipeline circuits
Ahmed et al. Online measurement of degradation due to bias temperature instability in SRAMs
Jin et al. Unified capture scheme for small delay defect detection and aging prediction
Vazquez et al. Built-in aging monitoring for safety-critical applications
Leong et al. Aging monitoring with local sensors in FPGA-based designs
Vijayakumar et al. On design of low cost power supply noise detection sensor for microprocessors
Huang et al. Nonintrusive on-line transition-time binning and timing failure threat detection for die-to-die interconnects
Valadimas et al. Effective timing error tolerance in flip-flop based core designs
Guo et al. Circuit techniques for BTI and EM accelerated and active recovery
Aryan et al. Reliability monitoring of digital circuits by in situ timing measurement
Seok et al. Recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits
Suresh et al. Fine grained wearout sensing using metastability resolution time
Vazquez et al. Delay sensing for long-term variations and defects monitoring in safety–critical applications
Anghel et al. Design-time exploration for process, environment and aging compensation techniques for low power reliable-aware design