[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Liu et al., 2002 - Google Patents

Epitaxial La-doped SrTiO 3 on silicon: A conductive template for epitaxial ferroelectrics on silicon

Liu et al., 2002

View PDF
Document ID
8614809047344936176
Author
Liu B
Maki K
So Y
Nagarajan V
Ramesh R
Lettieri J
Haeni J
Schlom D
Tian W
Pan X
Walker F
McKee R
Publication year
Publication venue
Applied physics letters

External Links

Snippet

Use of an epitaxial conducting template has enabled the integration of epitaxial ferroelectric perovskites on silicon. The conducting template layer, La x Sr 1− x TiO 3 (LSTO), deposited onto (001) silicon wafers by molecular-beam epitaxy is then used to seed {001}-oriented …
Continue reading at deepblue.lib.umich.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
    • H01L27/115—Electrically programmable read-only memories; Multistep manufacturing processes therefor
    • H01L27/11502—Electrically programmable read-only memories; Multistep manufacturing processes therefor with ferroelectric memory capacitors
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L39/00—Devices using superconductivity; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L39/24—Processes or apparatus peculiar to the manufacture or treatment of devices provided for in H01L39/00 or of parts thereof
    • H01L39/2419—Processes or apparatus peculiar to the manufacture or treatment of devices provided for in H01L39/00 or of parts thereof the superconducting material comprising copper oxide
    • H01L39/2422—Processes for depositing or forming superconductor layers
    • H01L39/2454—Processes for depositing or forming superconductor layers characterised by the substrate
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer

Similar Documents

Publication Publication Date Title
Liu et al. Epitaxial La-doped SrTiO 3 on silicon: A conductive template for epitaxial ferroelectrics on silicon
Wang et al. Epitaxial ferroelectric Pb (Zr, Ti) O 3 thin films on Si using SrTiO 3 template layers
Lee et al. Imprint of (Pb, La)(Zr, Ti) O3 thin films with various crystalline qualities
Desu et al. Novel fatigue-free layered structure ferroelectric thin films
US5912068A (en) Epitaxial oxides on amorphous SiO2 on single crystal silicon
EP0792524B1 (en) Polycrystalline ferroelectric capacitor heterostructure employing hybrid electrodes
KR100228038B1 (en) A thin film capacitor
Yang et al. La0. 5Sr0. 5CoO3/Pb (Nb0. 04Zr0. 28Ti0. 68) O3/La0. 5Sr0. 5CoO3 thin film heterostructures on Si using TiN/Pt conducting barrier
De Keijser et al. Structural and electrical characterization of heteroepitaxial lead zirconate titanate thin films
Maki et al. Controlling crystallization of Pb (Zr, Ti) O 3 thin films on IrO 2 electrodes at low temperature through interface engineering
US6307225B1 (en) Insulating material, substrate covered with an insulating film, method of producing the same, and thin-film device
US6663989B2 (en) Non c-axis oriented bismuth-layered perovskite ferroelectric structure epitaxially grown on buffered silicon
Ramesh et al. Template approaches to growth of oriented oxide heterostructures on SiO 2/Si
Dhote et al. Direct integration of ferroelectric La–Sr–Co–O/Pb–Nb–Zr–Ti–O/La–Sr–Co–O capacitors on silicon with conducting barrier layers
US6531235B2 (en) Non-c-axis oriented bismuth-layered perovskite ferroelectric structure epitaxially grown on buffered silicon
Delimova et al. Effect of seed layer with low lead content on electrical properties of PZT thin films
Yan et al. Pulsed laser deposition and characterization of Bi3. 25Nd0. 75Ti3O12 thin films buffered with La0. 7Sr0. 3MnO3 electrode
Yoon et al. Preparation of PbZrxTi1− xO3/La1− xSrxCoO3 heterostructures using the sol-gel method and their electrical properties
Dhote et al. Low temperature growth and reliability of ferroelectric memory cell integrated on Si with conducting barrier stack
Pignolet et al. Epitaxial Bi-layered perovskite ferroelectric thin film heterostructures by large area pulsed laser deposition
James et al. Structural and electrical characterization of epitaxial, large area ferroelectric films of Ba 2 Bi 4 Ti 5 O 18 grown by pulsed excimer laser ablation
Boikov et al. Effect of interfaces on the dielectric response of a Sr Ti O 3 layer between metallic oxide electrodes
Delimovaa et al. INVITED FEATURE PAPER
Hesse et al. Comparing Crystallography and Ferroelectric Properties of a-Axis Oriented Bi 3.25 La 0.75 Ti 3 O 12 versus Non-c-Axis Oriented SrBi 2 Ta 2 O 9 Thin Films on Si (100)
Garg et al. Epitaxial Growth of Fully a-/b-axis Oriented SrBi 2 Ta 2 O 9 Films