[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Usami et al., 2006 - Google Patents

A design approach for fine-grained run-time power gating using locally extracted sleep signals

Usami et al., 2006

View PDF
Document ID
8526370331430033447
Author
Usami K
Ohkubo N
Publication year
Publication venue
2006 International Conference on Computer Design

External Links

Snippet

Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals that …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Similar Documents

Publication Publication Date Title
Usami et al. A design approach for fine-grained run-time power gating using locally extracted sleep signals
Hanchate et al. LECTOR: a technique for leakage reduction in CMOS circuits
Usami et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor
Tuan et al. A 90nm low-power FPGA for battery-powered applications
Park et al. Sleepy stack leakage reduction
Park Sleepy Stack: A new approach to Low Power VLSI logic and memory
US7714610B2 (en) Low-power FPGA circuits and methods
Rahman et al. Evaluation of low-leakage design techniques for field programmable gate arrays
Abdollahi et al. Runtime mechanisms for leakage current reduction in CMOS VLSI circuits1, 2
Usami et al. Low-power design methodology and applications utilizing dual supply voltages
JP2007329920A (en) Circuit and method for reducing power consumption by recycling charge during mode transition of mtmos circuit
Sylvester et al. Power-driven challenges in nanometer design
Kahng et al. Active-mode leakage reduction with data-retained power gating
Li et al. Field programmability of supply voltages for FPGA power reduction
Sathanur et al. Row-based power-gating: A novel sleep transistor insertion methodology for leakage power optimization in nanometer CMOS circuits
Yeh et al. Converter-free multiple-voltage scaling techniques for low-power CMOS digital design
Hanchate et al. A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors
Chinnery et al. Power gating design automation
Homayoun et al. MZZ-HVS: Multiple sleep modes zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits
Narendra et al. Power gating and dynamic voltage scaling
Lee et al. Comprehensive analysis and control of design parameters for power gated circuits
Ahmed Towards high-level leakage power reduction techniques for FPGAs
Anderson Power optimization and prediction techniques for FPGAs
Kapilachander et al. Technical Study on low power VLSI methods
Wang et al. Modeling leakage power reduction in VLSI as optimization problems