[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Hanchate et al., 2004 - Google Patents

A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors

Hanchate et al., 2004

Document ID
10787387220192823776
Author
Hanchate N
Ranganathan N
Publication year
Publication venue
17th International Conference on VLSI Design. Proceedings.

External Links

Snippet

In CMOS circuits, the reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence, static power dissipation. We propose a novel technique called LECTOR for designing CMOS gates which significantly cuts down …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection

Similar Documents

Publication Publication Date Title
Hanchate et al. LECTOR: a technique for leakage reduction in CMOS circuits
Fallah et al. Standby and active leakage current control and minimization in CMOS VLSI circuits
Usami et al. A design approach for fine-grained run-time power gating using locally extracted sleep signals
Kao et al. Dual-threshold voltage techniques for low-power digital circuits
Tuan et al. A 90nm low-power FPGA for battery-powered applications
Calhoun et al. A leakage reduction methodology for distributed MTCMOS
Usami et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor
US7256608B2 (en) Method and apparatus for reducing leakage in integrated circuits
Rahman et al. Evaluation of low-leakage design techniques for field programmable gate arrays
Anis et al. Multi-Threshold CMOS Digital Circuits Managing Leakage Power
Heo et al. Leakage-biased domino circuits for dynamic fine-grain leakage reduction
Hanchate et al. A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors
Abba et al. Improved power gating technique for leakage power reduction
Kosonocky et al. Low-power circuits and technology for wireless digital systems
Jalan et al. Analysis of leakage power reduction techniques in digital circuits
Priya et al. A novel leakage power reduction technique for CMOS VLSI circuits
Tonfat et al. Leakage current analysis in static cmos logic gates for a transistor network design approach
Kumar et al. An analytical state dependent leakage power model for FPGAs
Rahman et al. An efficient control point insertion technique for leakage reduction of scaled CMOS circuits
Sharroush et al. Optimum sizing of the sleep transistor in MTCMOS technology
Allen et al. Converting a 64b PowerPC processor from CMOS bulk to SOI technology
Kassa et al. LEakage Control TRAnsistor (LECTRA): A novel Approach for Leakage Reduction in Low Power VLSI Design.
Sreenivasulu et al. Ground bouncing noise reduction in combinational MTCMOS circuits
Elgharbawy et al. Noise-tolerant high fan-in dynamic CMOS circuit design
Anderson Power optimization and prediction techniques for FPGAs