[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wang et al., 2007 - Google Patents

Modeling leakage power reduction in VLSI as optimization problems

Wang et al., 2007

View PDF
Document ID
5863302604550539411
Author
Wang W
Areibi S
Anis M
Publication year
Publication venue
Optimization and Engineering

External Links

Snippet

Reducing power dissipation is one of the most important issues in VLSI design today. Scaling causes subthreshold leakage currents to become a large component of total power dissipation. Multi-Threshold CMOS (MTCMOS) technology has emerged as a promising …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Usami et al. A design approach for fine-grained run-time power gating using locally extracted sleep signals
Usami et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor
Hanchate et al. LECTOR: a technique for leakage reduction in CMOS circuits
Pedram Power minimization in IC design: Principles and applications
Ahmed et al. AxNoC: Low-power approximate network-on-chips using critical-path isolation
Park et al. Sleepy stack leakage reduction
Anis et al. Multi-Threshold CMOS Digital Circuits Managing Leakage Power
Mathew et al. Sub-500-ps 64-b ALUs in 0.18-/spl mu/m SOI/bulk CMOS: design and scaling trends
Won et al. An MTCMOS design methodology and its application to mobile computing
Usami et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor
Kang Elements of low power design for integrated systems
Natarajan et al. Low power design methodology
Wang et al. Modeling leakage power reduction in VLSI as optimization problems
Peluso et al. Beyond ideal DVFS through ultra-fine grain vdd-hopping
Pattanaik et al. Ground bounce noise reduction of low leakage 1-bit nano-CMOS based full adder cells for mobile applications
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Sharroush et al. Optimum sizing of the sleep transistor in MTCMOS technology
Keyser et al. An energy-efficient three-independent-gate fet cell library for low-power edge computing
Bai et al. An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages
Wang et al. SIGNAL-PATH-LEVEL DUAL-Vt ASSIGNMENT FOR LEAKAGE POWER REDUCTION
Jayakumar et al. An ASIC design methodology with predictably low leakage, using leakage-immune standard cells
Wang et al. Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits
Kim Variation-Tolerant and Voltage-Scalable Integrated Circuits Design
Choi et al. HA2TSD: Hierarchical time slack distribution for ultra-low power CMOS VLSI
Quadry et al. Minimization of Power Dissipation in Digital Circuits at Various Levels of Design Hierarchy