Liu et al., 2013 - Google Patents
Fast thermal aware placement with accurate thermal analysis based on green functionLiu et al., 2013
View PDF- Document ID
- 7772620462261788857
- Author
- Liu S
- Luo R
- Aroonsantidecha S
- Chin C
- Chen H
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
In this paper, we present a fast and accurate thermal aware analytical placer. A thermal model is constructed based on a Green function with discrete cosine transform (DCT) to generate full chip temperature profile. Our thermal model is tightly integrated with an …
- 238000004613 tight binding model 0 title abstract description 12
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/80—Thermal analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/16—Numerical modeling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/41—Molding
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7823102B2 (en) | Thermally aware design modification | |
US8286111B2 (en) | Thermal simulation using adaptive 3D and hierarchical grid mechanisms | |
Luo et al. | An analytical placement framework for 3-D ICs and its extension on thermal awareness | |
Chen et al. | Partition-driven standard cell thermal placement | |
Tsai et al. | Temperature-aware placement for SOCs | |
Wang et al. | 3D thermal-ADI: an efficient chip-level transient thermal simulator | |
Liu et al. | Fast thermal aware placement with accurate thermal analysis based on green function | |
Melamed et al. | Junction-level thermal analysis of 3-D integrated circuits using high definition power blurring | |
Ladenheim et al. | The MTA: An advanced and versatile thermal simulator for integrated systems | |
Liu et al. | Layout-driven post-placement techniques for temperature reduction and thermal gradient minimization | |
Ladenheim et al. | IC thermal analyzer for versatile 3-D structures using multigrid preconditioned Krylov methods | |
Yan et al. | Thermal aware placement in 3D ICs using quadratic uniformity modeling approach | |
Lin et al. | Thermal-aware fixed-outline floorplanning using analytical models with thermal-force modulation | |
Rosinger et al. | Behavioral-level thermal-and aging-estimation flow | |
Grady et al. | Physical design considerations for synthesizable standard-cell-based FPGAs | |
Lin et al. | Timing-driven placement for FPGAs with heterogeneous architectures and clock constraints | |
Lee et al. | NUMANA: A hybrid numerical and analytical thermal simulator for 3-D ICs | |
Fourmigue et al. | Explicit transient thermal simulation of liquid-cooled 3D ICs | |
Jani et al. | Multilevel logic and thermal co-simulation | |
Chen et al. | Computationally efficient standard-cell FEM-based thermal analysis | |
Aroonsantidecha et al. | A fast thermal aware placement with accurate thermal analysis based on green function | |
Lohan et al. | Combined Lumped and Continuum Parameter Design Optimization of Electro-Thermal Systems. | |
Fatima et al. | Analysis of IR Drop for Robust Power Grid of Semiconductor Chip Design: A Review | |
Wang et al. | A system-level thermal simulator with automatic meshing techniques | |
Priyadarshi et al. | Pathfinder3D: A framework for exploring early thermal tradeoffs in 3DIC |