Lohan et al., 2016 - Google Patents
Combined Lumped and Continuum Parameter Design Optimization of Electro-Thermal Systems.Lohan et al., 2016
View PDF- Document ID
- 10529803231232087354
- Author
- Lohan D
- Allison J
- Dede E
- Ishigaki M
- Publication year
- Publication venue
- International Design Engineering Technical Conferences and Computers and Information in Engineering Conference
External Links
Snippet
In this article we explore a coupled design strategy for the simultaneous optimization of lumped-parameter (electrical) and continuum parameter (thermal) systems. In terms of electrical circuit response, advances in the development of wide band-gap semiconductors …
- 238000005457 optimization 0 title abstract description 38
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/16—Numerical modeling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/80—Thermal analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8103996B2 (en) | Method and apparatus for thermal analysis of through-silicon via (TSV) | |
CN114896920B (en) | Three-dimensional stacked chip thermal simulation model establishment and hot spot temperature prediction method | |
Xie et al. | Electrical–thermal cosimulation with nonconformal domain decomposition method for multiscale 3-D integrated systems | |
Tsai et al. | Temperature-aware placement for SOCs | |
Wang et al. | Accelerated chip-level thermal analysis using multilayer Green's function | |
Fourmigue et al. | Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias | |
Wang et al. | Variability analysis of crosstalk among differential vias using polynomial-chaos and response surface methods | |
Heinig et al. | Thermal analysis and optimization of 2.5 D and 3D integrated systems with wide I/O memory | |
Chen et al. | Thermal layout optimization for 3D stacked multichip modules | |
Liu et al. | Fast thermal aware placement with accurate thermal analysis based on green function | |
Lohan et al. | Combined Lumped and Continuum Parameter Design Optimization of Electro-Thermal Systems. | |
Xie et al. | Fast electrical-thermal co-simulation using multigrid method for 3D integration | |
Xie et al. | System-level thermal modeling using nonconformal domain decomposition and model-order reduction | |
Sabry et al. | Compact thermal models: A global approach | |
Xie et al. | 3D transient thermal solver using non-conformal domain decomposition approach | |
Zhang et al. | A hybridizable discontinuous Galerkin time-domain method with Robin transmission condition for transient thermal analysis of 3-D integrated circuits | |
Jiang et al. | Thermal modeling of on-chip interconnects and 3D packaging using EM tools | |
Németh et al. | Parametric models of thermal transfer impedances within a successive node reduction based thermal simulation environment | |
De Boer et al. | Three computational methods for analysing thermal airflow distributions in the cooling of data centres | |
Fourmigue et al. | Explicit transient thermal simulation of liquid-cooled 3D ICs | |
Vincenzi et al. | Accelerating thermal simulations of 3D ICs with liquid cooling using neural networks | |
Chen et al. | Topology optimization for efficient heat removal in 3D packages | |
Barabadi et al. | Rapid multi-scale transient thermal modeling of packaged microprocessors using hybrid approach | |
Mak et al. | Dynamic on-chip thermal optimization for three-dimensional networks-on-chip | |
Suwa et al. | Multidisciplinary placement optimization of heat generating electronic components on printed circuit boards |