Liu et al., 2013 - Google Patents
Layout-driven post-placement techniques for temperature reduction and thermal gradient minimizationLiu et al., 2013
View PDF- Document ID
- 5649984345275661264
- Author
- Liu W
- Calimera A
- Macii A
- Macii E
- Nannarelli A
- Poncino M
- Publication year
- Publication venue
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
External Links
Snippet
With the continuing scaling of CMOS technology, on-chip temperature and thermal-induced variations have become a major design concern. To effectively limit the high temperature in a chip equipped with a cost-effective cooling system, thermal specific approaches, besides …
- 230000001603 reducing 0 title abstract description 63
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Pedram et al. | Thermal modeling, analysis, and management in VLSI circuits: Principles and methods | |
Huang et al. | Accurate, pre-RTL temperature-aware design using a parameterized, geometric thermal model | |
Ziabari et al. | Power blurring: Fast static and transient thermal analysis method for packaged integrated circuits and power devices | |
Huang et al. | Compact thermal modeling for temperature-aware design | |
US7823102B2 (en) | Thermally aware design modification | |
Mizunuma et al. | Thermal modeling and analysis for 3-D ICs with integrated microchannel cooling | |
US20080163135A1 (en) | Method and apparatus for optimizing thermal management system performance using full-chip thermal analysis of semiconductor chip designs | |
Tsai et al. | Temperature-aware placement for SOCs | |
Wang et al. | Accelerated chip-level thermal analysis using multilayer Green's function | |
Liu et al. | Layout-driven post-placement techniques for temperature reduction and thermal gradient minimization | |
Yuan et al. | PACT: An extensible parallel thermal simulator for emerging integration and cooling technologies | |
Yu et al. | Simultaneous power and thermal integrity driven via stapling in 3D ICs | |
Salamin et al. | Minimizing excess timing guard banding under transistor self-heating through biasing at zero-temperature coefficient | |
Coskun et al. | Attaining single-chip, high-performance computing through 3D systems with active cooling | |
Mishra et al. | Towards chip-package-system co-optimization of thermally-limited system-on-chips (SOCs) | |
Liu et al. | Fast thermal aware placement with accurate thermal analysis based on green function | |
Schafer et al. | Hotspots elimination and temperature flattening in VLSI circuits | |
Kumar et al. | System level methodology for interconnect aware and temperature constrained power management of 3-d mp-socs | |
Liu et al. | On-chip thermal modeling based on SPICE simulation | |
Cho et al. | Proactive power migration to reduce maximum value and spatiotemporal non-uniformity of on-chip temperature distribution in homogeneous many-core processors | |
Winther et al. | Thermal aware floorplanning incorporating temperature dependent wire delay estimation | |
Singh et al. | Compact thermal models for thermally aware design of VLSI circuits | |
Priyadarshi et al. | Pathfinder3D: A framework for exploring early thermal tradeoffs in 3DIC | |
Calimera et al. | THERMINATOR: Modeling, control and management of thermal effects in electronic circuits of the future | |
Liu | Power and thermal management of system-on-chip |