[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yadav et al., 2018 - Google Patents

Assessment of read and write stability for 6T SRAM cell based on charge plasma DLTFET

Yadav et al., 2018

Document ID
6512029235718523789
Author
Yadav S
Sharma D
et al.
Publication year
Publication venue
Superlattices and Microstructures

External Links

Snippet

To overcome the process variations due to random dopant fluctuations (RDFs) and complex annealing techniques a charge plasma based doping less TFET (CP-DLTFET) device has been proposed for designing of 6T SRAM cell. The proposed device also benefited by …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices

Similar Documents

Publication Publication Date Title
Bansal et al. Device-optimization technique for robust and low-power FinFET SRAM design in nanoscale era
Kim et al. Low power circuit design based on heterojunction tunneling transistors (HETTs)
Mohammed et al. Reliability and energy efficiency of the tunneling transistor-based 6T SRAM cell in sub-10 nm domain
Guha et al. Heterojunction negative-capacitance tunnel-FET as a promising candidate for sub-0.4 VV DD digital logic circuits
Lim et al. Memory characteristics of silicon nanowire transistors generated by weak impact ionization
Nirschl et al. The tunnelling field effect transistors (TFET): the temperature dependence, the simulation model, and its application
Bala et al. Design and performance analysis of low-power SRAM based on electrostatically doped tunnel CNTFETs
Kumar et al. Process evaluation in FinFET based 7T SRAM cell
Amrouch et al. Reliability challenges with self-heating and aging in finfet technology
Hong et al. NCFET-based 6-T SRAM: Yield estimation based on variation-aware sensitivity
Huang et al. Investigation of negative DIBL effect for ferroelectric-based FETs to improve MOSFETs and CMOS circuits
Kaushal et al. Reliable and low power Negative Capacitance Junctionless FinFET based 6T SRAM cell
Cai et al. Low power magnetic flip-flop optimization with FDSOI technology boost
Kujur et al. InGaAs-Si double pocket-dual gate tunnel FET based 7T SRAM design
Makosiej et al. A 32nm tunnel FET SRAM for ultra low leakage
Yadav et al. Assessment of read and write stability for 6T SRAM cell based on charge plasma DLTFET
Gadarapulla et al. Tunnel FET based SRAM cells–a comparative review
Duan et al. 2D-TCAD simulation on retention time of Z2FET for DRAM application
Ruhil et al. A 7T high stable and low power SRAM cell design using QG-SNS FinFET
Narayana et al. Ultra low power offering 14 nm bulk double gate FinFET based SRAM cells
Naik et al. Effects of metal work function and gate-oxide dielectric on super high frequency performance of a non-align junction DG-MOSFET based inverter in the sub-100 nm regime: a TCAD simulation analysis
Singh et al. Analysis of the effect of temperature variations on sub-threshold leakage current in P3 and P4 SRAM cells at deep sub-micron CMOS technology
Roy et al. Effect of back oxide thickness of FDSOI on SRAM performance
Panigrahi et al. Impact of non‐uniformly doped double‐gate junctionless transistor on the performance of 6T‐SRAM bitcell
Abraham et al. Effect of Fin shape on GIDL and subthreshold leakage currents