[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Mazumdar et al., 2009 - Google Patents

Noise tolerance enhancement in low voltage dynamic circuits

Mazumdar et al., 2009

Document ID
5089452573386457028
Author
Mazumdar K
Pattanaik M
Publication year
Publication venue
2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems

External Links

Snippet

To address the noise reliability problem in deep submicron digital circuits, a new noise- tolerant dynamic circuit technique has been proposed here. The average noise threshold energy (ANTE) and the Delay normalized ANTE metrics have been used to quantify the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements

Similar Documents

Publication Publication Date Title
US7996810B2 (en) System and method for designing a low leakage monotonic CMOS logic circuit
US7088143B2 (en) Dynamic circuits having improved noise tolerance and method for designing same
Kil et al. A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting
Ho et al. Design of a subthreshold-supply bootstrapped CMOS inverter based on an active leakage-current reduction technique
KR19980014135A (en) Charge recycling differential logic (CRDL) circuits and devices using the circuits
Nasserian et al. A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates
KS et al. Quaternary CMOS combinational logic circuits
Kumar et al. Comparative analysis of D flip-flops in terms of delay and its variability
Mendoza-Hernandez et al. Noise-tolerance improvement in dynamic CMOS logic circuits
WO2008131069A1 (en) Systems and devices for sub-threshold data capture
Kumre et al. Analysis of GDI Technique for digital circuit design
Mazumdar et al. Noise tolerance enhancement in low voltage dynamic circuits
Kim et al. Low-voltage bootstrapped CMOS drivers with efficient conditional bootstrapping
Singh et al. Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers
Khokha et al. Low power-area design of full adder using self resetting logic with gdi technique
Banerjee et al. Low power synthesis of dynamic logic circuits using fine-grained clock gating
Pattanaik et al. Improvement of noise tolerance analysis in deep-submicron low voltage dynamic CMOS logic circuits
Sirisantana et al. Selectively clocked skewed logic (SCSL) low-power logic style for high-performance applications
Berg et al. Ultra low-voltage and high speed dynamic and static cmos precharge logic
Mazumdar et al. Novel low power noise tolerant dynamic circuit design technique
Elgharbawy et al. Noise-tolerant high fan-in dynamic CMOS circuit design
Chatterjee et al. Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies
Singh et al. An efficient full adder design using different logic styles
US20090108875A1 (en) Structure for a Limited Switch Dynamic Logic Cell Based Register
Panwar et al. Comparison on different domino logic design for high-performance and leakage-tolerant wide OR gate