[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Mazumdar et al., 2009 - Google Patents

Novel low power noise tolerant dynamic circuit design technique

Mazumdar et al., 2009

Document ID
17143366571034966885
Author
Mazumdar K
Pattanaik M
Prakash R
Publication year
Publication venue
TENCON 2009-2009 IEEE Region 10 Conference

External Links

Snippet

To address the noise reliability issue in deep submicron digital circuits, a new noise-tolerant dynamic circuit technique has been proposed here. The main emphasis has been placed on reducing the power consumption of the circuit. The average noise threshold energy (ANTE) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals

Similar Documents

Publication Publication Date Title
US5796282A (en) Latching mechanism for pulsed domino logic with inherent race margin and time borrowing
US8552779B2 (en) Synchronizer latch circuit that facilitates resolving metastability
US7996810B2 (en) System and method for designing a low leakage monotonic CMOS logic circuit
US7710155B2 (en) Dynamic dual output latch
KR19980014135A (en) Charge recycling differential logic (CRDL) circuits and devices using the circuits
US6842046B2 (en) Low-to-high voltage conversion method and system
US10268790B2 (en) Online monitoring unit and control circuit for ultra-wide voltage range applications
Asyaei A new low-power dynamic circuit for wide fan-in gates
US7362154B2 (en) Radiation hardened latch
US7015600B2 (en) Pulse generator circuit and semiconductor device including same
Asyaei et al. A domino circuit technique for noise-immune high fan-in gates
US7414436B1 (en) Limited switch dynamic logic cell based register
Jeong et al. A wide-range static current-free current mirror-based LS with logic error detection for near-threshold operation
Mazumdar et al. Novel low power noise tolerant dynamic circuit design technique
Singh et al. Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers
Hua et al. Low area, low power, robust, highly sensitive error detecting latch for resilient architectures
Pattanaik et al. Improvement of noise tolerance analysis in deep-submicron low voltage dynamic CMOS logic circuits
Mazumdar et al. Noise tolerance enhancement in low voltage dynamic circuits
Mader et al. Reduced dynamic swing domino logic
Sivagnaname et al. Wide limited switch dynamic logic circuit implementations
Elgharbawy et al. Noise-tolerant high fan-in dynamic CMOS circuit design
Sirisantana et al. Selectively clocked skewed logic (SCSL) low-power logic style for high-performance applications
Chatterjee et al. Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies
US20090108875A1 (en) Structure for a Limited Switch Dynamic Logic Cell Based Register
Dutta et al. Noise Tolerance Enhancement with Leakage Current Reduction in Dynamic Logic Circiuts