More Web Proxy on the site http://driver.im/

research-article

Digitally Assisted Mixed-Signal Circuit Security

Authors:

Julian Leonhard,

Nimisha Limaye,

Alhassan Sayed,

Alán Rodrigo Díaz Rizo,

Hassan Aboushady,

Ozgur Sinanoglu,

Haralampos-G. StratigopoulosAuthors Info & Claims

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 41, Issue 8

Pages 2449 - 2462

https://doi.org/10.1109/TCAD.2021.3111550

Published: 01 August 2022 Publication History

Abstract

The design and manufacturing steps of a chip typically involve several parties. For example, a chip may comprise several third-party intellectual property (IP) cores and the integrated circuit (IC) fabrication may be outsourced to a third-party foundry. IP cores and ICs are shared with potentially untrusted third parties and, as a result, are subject to piracy attacks. Even more, any legally purchased chip may be reverse engineered to retrieve the design down to transistor level and, thereby, it is also subject to piracy attacks. In this article, we propose <italic>MixLock</italic>, an anti-piracy countermeasure for mixed-signal IP cores and ICs. <italic>MixLock</italic> protection is based on inserting a lock mechanism into the design such that correct functionality is established only after applying a key which is the designer’s secret. The lock mechanism acts on the mixed-signal performances by leveraging logic locking of the digital part. <italic>MixLock</italic> presents several key attributes. It is generally applicable, it is nonintrusive to the sensitive analog section, it incurs no performance penalty and has very low area and power overheads, it is fully automated, and it is capable of co-optimizing security in both the analog and digital domains. We demonstrate <italic>MixLock</italic> on a <inline-formula> <tex-math notation="LaTeX">$\Sigma \Delta $ </tex-math></inline-formula> analog-to-digital converter (ADC) using hardware measurements and an audio demonstrator.

References

[1]

B. Lippmannet al., “Integrated flow for reverse engineering of nanoscale technologies,” in Proc. Asia South Pac. Design Autom. Conf., 2019, pp. 82–89.

[2]

U. Guin, K. Huang, D. DiMase, J. M. Carulli, M. Tehranipoor, and Y. Makris, “Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain,” Proc. IEEE, vol. 102, no. 8, pp. 1207–1228, Aug. 2014.

[3]

A. Sanabria-Borbón, N. G. Jayasankaran, J. Hu, J. Rajendran, and E. Sánchez-Sinencio, “Analog/RF IP protection: Attack models, defense techniques, and challenges,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 1, pp. 36–41, Jan. 2021.

[4]

A. Chakrabortyet al., “Keynote: A disquisition on logic locking,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 10, pp. 1952–1972, Oct. 2020.

[5]

N. Limaye, E. Kalligeros, N. Karousos, I. G. Karybali, and O. Sinanoglu, “Thwarting all logic locking attacks: Dishonest oracle with truly random logic locking,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 40, no. 9, pp. 1740–1753, Sep. 2021.

[6]

J. Leonhardet al., “MixLock: Securing mixed-signal circuits via logic locking,” in Proc. Design Autom. Test Europe Conf., 2019, pp. 84–89.

[7]

M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. Rajendran, and O. Sinanoglu, “Provably-secure logic locking: From theory to practice,” in Proc. ACM SIGSAC Conf. Comput. Commun. Security, 2017, pp. 1601–1618.

[8]

V. V. Rao and I. Savidis, “Protecting analog circuits with parameter biasing obfuscation,” in Proc. IEEE Latin Amer. Test Symp., 2017, pp. 1–6.

[9]

J. Wang, C. Shi, A. Sanabria-Borbon, E. Sánchez-Sinencio, and J. Hu, “Thwarting analog IC piracy via combinational locking,” in Proc. IEEE Int. Test Conf., 2017, pp. 1–10.

[10]

V. V. Rao and I. Savidis, “Mesh based obfuscation of analog circuit properties,” in IEEE Int. Symp. Circuits Syst., 2019, pp. 1–5.

[11]

D. H. K. Hoe, J. Rajendran, and R. Karri, “Towards secure analog designs: A secure sense amplifier using memristors,” in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2014, pp. 516–521.

[12]

G. Volaniset al., “Analog performance locking through neural network-based biasing,” in Proc. IEEE VLSI Test Symp., 2019, pp. 1–6.

[13]

N. G. Jayasankaran, A. S. Borbon, E. S. Sinencio, J. Hu, and J. Rajendran, “Towards provably-secure analog and mixed-signal locking against overproduction,” IEEE Trans. Emerg. Topics Comput., early access, Sep. 22, 2020. 10.1109/TETC.2020.3025561.

[14]

M. Elshamy, A. Sayed, M.-M. Louërat, A. Rhouni, H. Aboushady, and H.-G. Stratigopoulos, “Securing programmable analog ICs against piracy,” in Proc. Design Autom. Test Europe Conf., 2020, pp. 61–66.

[15]

S. G. R. Nimmalapudi, G. Volanis, Y. Lu, A. Antonopoulos, A. Marshall, and Y. Makris, “Range-controlled floating-gate transistors: A unified solution for unlocking and calibrating analog ICs,” in Proc. Design Autom. Test Europe Conf., 2020, pp. 286–289.

[16]

K. Juretus, V. V. Rao, and I. Savidis, “Securing analog mixed-signal integrated circuits through shared dependencies,” in Proc. ACM Great Lakes Symp. VLSI, 2019, pp. 483–488.

[17]

N. G. Jayasankaran, A. Sanabria-Borbón, A. Abuellil, E. Sánchez-Sinencio, J. Hu, and J. Rajendran, “Breaking analog locking techniques,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 28, no. 10, pp. 2157–2170, Oct. 2020.

[18]

V. V. Rao, K. Juretus, and I. Savidis, “Security vulnerabilities of obfuscated analog circuits,” in Proc. IEEE Int. Symp. Circuits Syst., 2020, pp. 1–5.

[19]

R. Y. Acharya, S. Chowdhury, F. Ganji, and D. Forte, “Attack of the genes: Finding keys and parameters of locked analog ICs using genetic algorithm,” in Proc. IEEE Int. Symp. Hardw. Oriented Security Trust, 2020, pp. 284–294.

[20]

J. Leonhard, M. Elshamy, M.-M. Louërat, and H.-G. Stratigopoulos, “Breaking analog biasing locking techniques via re-synthesis,” in Proc. 26th Asia South–Pac. Design Autom. Conf., 2021, pp. 555–560.

[21]

Y. Bi, J. S. Yuan, and Y. Jin, “Beyond the interconnections: Split manufacturing in RF designs,” Electronics, vol. 4, no. 3, pp. 541–564, 2015.

[22]

A. Ash-Saki and S. Ghosh, “How multi-threshold designs can protect analog IPs,” in Proc. IEEE Int. Conf. Comput. Design, 2018, pp. 464–471.

[23]

J. Leonhard, A. Sayed, M.-M. Louërat, H. Aboushady, and H. Stratigopoulos, “Analog and mixed-signal IC security via sizing camouflaging,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 40, no. 5, pp. 822–835, May 2021.

[24]

J. A. Roy, F. Koushanfar, and I. L. Markov, “Ending piracy of integrated circuits,” Computer, vol. 43, no. 10, pp. 30–38, Oct. 2010.

Digital Library

[25]

J. Rajendranet al., “Fault analysis-based logic encryption,” IEEE Trans. Comput., vol. 64, no. 2, pp. 410–424, Feb. 2015.

Digital Library

[26]

M. Yasin, J. J. Rajendran, O. Sinanoglu, and R. Karri, “On improving the security of logic locking,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 35, no. 9, pp. 1411–1424, Sep. 2016.

Digital Library

[27]

P. Subramanyan, S. Ray, and S. Malik, “Evaluating the security of logic encryption algorithms,” in Proc. IEEE Int. Symp. Hardw. Oriented Security Trust, 2015, pp. 137–143.

[28]

K. Juretus and I. Savidis, “Characterization of in-cone logic locking resiliency against the SAT attack,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 8, pp. 1607–1620, Aug. 2020.

Digital Library

[29]

M. Yasin, B. Mazumdar, J. V. Rajendran, and O. Sinanoglu, “SARLock: SAT attack resistant logic locking,” in Proc. IEEE Int. Symp. Hardw. Oriented Security Trust, 2016, pp. 236–241.

[30]

K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin, “AppSAT: Approximately deobfuscating integrated circuits,” in Proc. IEEE Int. Symp. Hardw. Oriented Security Trust, 2017, pp. 95–100.

[31]

K. Shamsi, M. Li, D. Z. Pan, and Y. Jin, “KC2: Key-condition crunching for fast sequential circuit deobfuscation,” in Proc. Design Autom. Test Europe Conf. Exhibition, 2019, pp. 534–539.

[32]

P. Chakraborty, J. Cruz, and S. Bhunia, “SAIL: Machine learning guided structural analysis attack on hardware obfuscation,” in Proc. IEEE Asian Hardw. Oriented Security Trust Symp., 2018, pp. 56–61.

[33]

D. Sisejkovic, F. Merchant, L. M. Reimann, H. Srivastava, A. Hallawa, and R. Leupers, “Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach,” 2020. [Online]. Available: http://arXiv:2011.10389

[34]

L. Li and A. Orailoglu, “Piercing logic locking keys through redundancy identification,” in Proc. Design Autom. Test Europe Conf. Exhibition, 2019, pp. 540–545.

[35]

K. Juretus and I. Savidis, “Increased output corruption and structural attack resilience for SAT attack secure logic locking,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 40, no. 1, pp. 38–51, Jan. 2021.

[36]

K. Shamsi, D. Z. Pan, and Y. Jin, “On the impossibility of approximation-resilient circuit locking,” in Proc. IEEE Int. Symp. Hardw. Oriented Security Trust, 2019, pp. 161–170.

[37]

A. Sayed, T. Badran, M. Louërat, and H. Aboushady, “A 1.5-to-3.0 GHz tunable RF sigma-delta ADC with a fixed set of coefficients and a programmable loop delay,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 9, pp. 1559–1563, Sep. 2020.

[38]

J. Leonhard, M.-M. Louërat, H. Aboushady, O. Sinanoglu, and H.-G. Stratigopoulos, “Mixed-signal hardware security using MixLock: Demonstration in an audio application,” in Proc. Int. Conf. Synth. Model. Anal. Simulat. Methods Appl. Circuit Design, 2019, pp. 185–188.

Cited By

Amutha MKavitha K(2024)Enhancing security in QCA-based circuits using optimal key gate placementInternational Journal of Information Security10.1007/s10207-024-00842-y23:3(2395-2405)Online publication date: 1-Jun-2024
https://dl.acm.org/doi/10.1007/s10207-024-00842-y
Díaz-Rizo AAboushady HStratigopoulos H(2023)Leaking Wireless ICs via Hardware Trojan-Infected SynchronizationIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2022.321850720:5(3845-3859)Online publication date: 31-Aug-2023
https://dl.acm.org/doi/10.1109/TDSC.2022.3218507

Index Terms

Digitally Assisted Mixed-Signal Circuit Security

Index terms have been assigned to the content through auto-classification.

Recommendations

A Wired-AND Current-Mode Logic Circuit Technique in CMOSfor Low-Voltage, High-Speed and Mixed-Signal VLSIC
Special issue: analog design issues in digital VSLI circuits and systems

A wired-AND current-mode logic (WCML) circuit technique in CMOS technology for low-voltage and high-speed VLSI circuits is proposed, and a WCML cell library is developed using standard 0.8 micron CMOS process. The proposed WCML technique applies the analog ...
CMOS current steering logic for low-voltage mixed-signal integrated circuits

A quiet logic family-complementary metal-oxide-semiconductor (CMOS) current steering logic (CSL)-has been developed for use in low-voltage mixed-signal integrated circuits. Compared to a CMOS static logic gate with its output range of /spl Delta/V/sub ...
High Performance CMOS Transconductor for Mixed-Signal Analog-Digital Applications

This paper describes a CMOS building block dedicated to high performance mixed analog-digital circuits and systems. The circuit consists of six MOS transistors realizing a new wideband and tunable transconductance. The theory of operation of this device ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Volume 41, Issue 8

Aug. 2022

396 pages

ISSN:0278-0070

Issue’s Table of Contents

1937-4151 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Publisher

IEEE Press

Publication History

Published: 01 August 2022

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 19 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Amutha MKavitha K(2024)Enhancing security in QCA-based circuits using optimal key gate placementInternational Journal of Information Security10.1007/s10207-024-00842-y23:3(2395-2405)Online publication date: 1-Jun-2024
https://dl.acm.org/doi/10.1007/s10207-024-00842-y
Díaz-Rizo AAboushady HStratigopoulos H(2023)Leaking Wireless ICs via Hardware Trojan-Infected SynchronizationIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2022.321850720:5(3845-3859)Online publication date: 31-Aug-2023
https://dl.acm.org/doi/10.1109/TDSC.2022.3218507

View Options

View options

Media

Figures

Other

Tables

View Issue’s Table of Contents