Article

Free access

Improving the performance of speculatively parallel applications on the Hydra CMP

Authors:

Kunle Olukotun,

Lance Hammond,

Mark WilleyAuthors Info & Claims

ICS '99: Proceedings of the 13th international conference on Supercomputing

Pages 21 - 30

https://doi.org/10.1145/305138.305155

Published: 01 May 1999 Publication History

PDF eReader

References

[1]

M. Chen and K. Olukotun, "Exploiting method-level parallelism in single-threaded Java programs," Proceedings of Parallel Architectures and Compilation Techniques (PACT 98), pp. 176-184, Pads, France, October 1998.

Digital Library

Google Scholar

[2]

G. Z. Chrysos and J. S. Emer, "Memory dependence prediction using store sets," Proceedings of 25th Annual International Symposium of Computer Architecture, pp. 142- 153, Barcelona, Spain, June 1998.

Digital Library

Google Scholar

[3]

M. Franklin and G. S. Sohi, "The expandable split window paradigm for exploiting fine-grain parallelism," Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 58-67, Gold Coast, Australia, May 1992.

Digital Library

Google Scholar

[4]

M. Franklin and G. Sohi, "ARB: A hardware mechanism for dynamic reordering of memory references," IEEE Transactions on Computers, vol. 45, no. 5, pp. 552-571, May 1996.

Digital Library

Google Scholar

[5]

S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi, "Speculative versioning cache," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA-4), Las Vegas, NV, February 1998.

Digital Library

Google Scholar

[6]

L. Hammond and K. Olukotun, Considerations in the Design of Hydra: a Multiprocessor-on.a-Chip Microarchitecture, Stanford University Computer Systems Laboratory, Technical Report No. CSL-TR-98-749, Stanford University, February 1998.

Digital Library

Google Scholar

[7]

L. Hammond, M. Willey, and K. Olukotun, "Data speculation support for a chip multiprocessor," Proceedings of Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS glil), pp. 58-69, San Jose CA, October 1998.

Digital Library

Google Scholar

[8]

B. Kernighan and R. Pike, The Practice of Programming. Reading, Massachusetts: Addison-Wesley, t999.

Digital Library

Google Scholar

[9]

E. Iwata and K. Olukottm, Exploiting coarse-grain parallelism in the MPEG-2 Algorithm, Stanford University Computer Systems Laboratory, Technical Report CSL-TR- 98-771, September 1998.

Google Scholar

[10]

T. Knight, "An architecture for mostly functional languages," Proceedings of the A CM Lisp and Functional Programming Conference, pp. 500--519, August 1986.

Digital Library

Google Scholar

[11]

S. Keckter, W. Dally, D. Maskit, N. Carter, A, Chang, and W. Lee, "Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor," Proceedings of 25th Annual International Symposium on Computer Architecture, pp. 306- 317, Barcelona, Spain, June 1998.

Digital Library

Google Scholar

[12]

C. Lee, M. Potkonjak, and W. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing Multimedia and communications systems," Proceedings of 30th Annual International Symposium on Microarchitecture, Research Triangle Park, NC, December 1997.

Digital Library

Google Scholar

[13]

A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi, "Dynamic speculation and synchronization of data dependences," Proceedings of 24th Annual Int. Syrup. Computer Architecture, pp. 181-193, Denver, CO, June 1997.

Digital Library

Google Scholar

[14]

K. Olukotun, K. Chang, L. Hammond, B. Nayfeh, and K. Wilson, "The case for a single chip multiprocessor," Proceedings of the 7th Int. Conf for Architectural Support for Programming Languages and Operating Systems (ASPLO$- VII), pp. 2-11, Cambridge, MA, 1996.

Digital Library

Google Scholar

[15]

J. Oplinger, D. Heine, S.-W. Liao, B. A. Nayfeh, M. S. Lam, and K. Olukotun, Software and Hardware for Exploiting Speculative Parallelism in Multiprocessors, Stanford University Computer Systems Laboratory Technical Report CSL-TR-97-715, Stanford University, February 1997.

Digital Library

Google Scholar

[16]

J. Oplinger, D. Heine, M. Lam, and K. Olukotun, In Search of Speculative Thread-Level Parallelism, Stanford University Computer Systems Laboratory Technical Report CSL-TR-98- 765, July 1998.

Google Scholar

[17]

W. H. Press, S. A. Teulosky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C: The Art of Scientific Computing. Cambridge: Cambridge University Press, 1992.

Digital Library

Google Scholar

[18]

G. Sohi, S. Breach, and T. Vijaykumar, "Multisealar processors," Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 414-425, Ligure, Italy, June 1995.

Digital Library

Google Scholar

[19]

J.G. Steffan and T. Mowry, "The potential for using threadlevel data speculation to facilitate automatic parallelization," Proceedings of the Fourth International Symposium on High- Performance Computer Architecture (HPCA-4), Las Vegas, NV, February 1998.

Digital Library

Google Scholar

Cited By

View all

Li YZhao YSun LShen M(2017)A hybrid sample generation approach in speculative multithreadingThe Journal of Supercomputing10.1007/s11227-017-2118-3Online publication date: 7-Aug-2017
https://doi.org/10.1007/s11227-017-2118-3
Estebanez ALlanos DGonzalez-Escribano A(2016)A Survey on Thread-Level Speculation TechniquesACM Computing Surveys10.1145/293836949:2(1-39)Online publication date: 30-Jun-2016
https://dl.acm.org/doi/10.1145/2938369
Li YZhao YLiu BJi S(2015)Optimization of thread partitioning parameters in speculative multithreading based on artificial immune algorithmFrontiers of Information Technology & Electronic Engineering10.1631/FITEE.140017216:3(205-216)Online publication date: 12-Mar-2015
https://doi.org/10.1631/FITEE.1400172
Show More Cited By

Index Terms

Recommendations

Using thread-level speculation to simplify manual parallelization
Proceedings of the ACM SIGPLAN symposium on principles and practice of parallel programming (PPoPP 2003) and workshop on partial evaluation and semantics-based program manipulation (PEPM 2003)

In this paper, we provide examples of how thread-level speculation (TLS) simplifies manual parallelization and enhances its performance. A number of techniques for manual parallelization using TLS are presented and results are provided that indicate the ...
Using thread-level speculation to simplify manual parallelization
PPoPP '03: Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming

In this paper, we provide examples of how thread-level speculation (TLS) simplifies manual parallelization and enhances its performance. A number of techniques for manual parallelization using TLS are presented and results are provided that indicate the ...
Improving the performance of speculatively parallel applications on the Hydra CMP
ACM International Conference on Supercomputing 25th Anniversary Volume

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICS '99: Proceedings of the 13th international conference on Supercomputing

June 1999

509 pages

ISBN:158113164X

DOI:10.1145/305138

Chairmen:
Theodore Papatheodorou
Univ. of Patras, Patras, Greece
,
Mateo Valero
Univ. Politècnica de Catalunya, Barcelona, Spain
,
Constantine D. Polychronopoulos
Univ. of Illinois
,
Yoichi Muraoka
Waseda Univ.
,
Jesus Labarta
Univ. Politècnica de Catalunya, Barcelona, Spain

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ICS99

Sponsor:

SIGARCH

ICS99: The 13th ACM International Conference on Supercomputing

June 20 - 25, 1999

Rhodes, Greece

Acceptance Rates

ICS '99 Paper Acceptance Rate 57 of 180 submissions, 32%;

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

60
Total Citations
View Citations
574
Total Downloads

Downloads (Last 12 months)76
Downloads (Last 6 weeks)16

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li YZhao YSun LShen M(2017)A hybrid sample generation approach in speculative multithreadingThe Journal of Supercomputing10.1007/s11227-017-2118-3Online publication date: 7-Aug-2017
https://doi.org/10.1007/s11227-017-2118-3
Estebanez ALlanos DGonzalez-Escribano A(2016)A Survey on Thread-Level Speculation TechniquesACM Computing Surveys10.1145/293836949:2(1-39)Online publication date: 30-Jun-2016
https://dl.acm.org/doi/10.1145/2938369
Li YZhao YLiu BJi S(2015)Optimization of thread partitioning parameters in speculative multithreading based on artificial immune algorithmFrontiers of Information Technology & Electronic Engineering10.1631/FITEE.140017216:3(205-216)Online publication date: 12-Mar-2015
https://doi.org/10.1631/FITEE.1400172
Liu BZhao YLi YSun YFeng B(2014)A thread partitioning approach for speculative multithreadingThe Journal of Supercomputing10.1007/s11227-013-1000-167:3(778-805)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1007/s11227-013-1000-1
Liu BZhao YZhong XLiang ZFeng B(2013)A Novel Thread Partitioning Approach Based on Machine Learning for Speculative Multithreading2013 IEEE 10th International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing10.1109/HPCC.and.EUC.2013.119(826-836)Online publication date: Nov-2013
https://doi.org/10.1109/HPCC.and.EUC.2013.119
Sharafeddine MJothi KAkkary H(2012)Disjoint out-of-order execution processorACM Transactions on Architecture and Code Optimization10.1145/2355585.23555929:3(1-32)Online publication date: 5-Oct-2012
https://dl.acm.org/doi/10.1145/2355585.2355592
Puiggali JSzymanski BJové TMarzo J(2012)Dynamic branch speculation in a speculative parallelization architecture for computer clustersConcurrency and Computation: Practice and Experience10.1002/cpe.287225:7(932-960)Online publication date: 29-Jun-2012
https://doi.org/10.1002/cpe.2872
Lai XLiu CWang ZFeng Q(2011)Analytical Models for Data Dependence Violation Checking in TLSProceedings of the 2011 Seventh International Conference on Computational Intelligence and Security10.1109/CIS.2011.320(1433-1437)Online publication date: 3-Dec-2011
https://dl.acm.org/doi/10.1109/CIS.2011.320
Wang XZhao YWei YSong SHan B(2010)Prophet Synchronization Thread Model and Compiler SupportProceedings of the International Symposium on Parallel and Distributed Processing with Applications10.1109/ISPA.2010.83(81-87)Online publication date: 6-Sep-2010
https://dl.acm.org/doi/10.1109/ISPA.2010.83
Ootsu KAbe TYokota TBaba T(2010)Loop Performance Improvement for Min-cut Program Decomposition MethodProceedings of the 2010 First International Conference on Networking and Computing10.1109/IC-NC.2010.47(78-87)Online publication date: 17-Nov-2010
https://dl.acm.org/doi/10.1109/IC-NC.2010.47
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Using thread-level speculation to simplify manual parallelization

Using thread-level speculation to simplify manual parallelization

Improving the performance of speculatively parallel applications on the Hydra CMP