More Web Proxy on the site http://driver.im/

research-article

Coordinated energy management in heterogeneous processors

Authors:

Srilatha Manne,

Sudhakar YalamanchiliAuthors Info & Claims

SC '13: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis

Article No.: 59, Pages 1 - 12

https://doi.org/10.1145/2503210.2503227

Published: 17 November 2013 Publication History

Abstract

This paper examines energy management in a heterogeneous processor consisting of an integrated CPU-GPU for high-performance computing (HPC) applications. Energy management for HPC applications is challenged by their uncompromising performance requirements and complicated by the need for coordinating energy management across distinct core types -- a new and less understood problem.

We examine the intra-node CPU-GPU frequency sensitivity of HPC applications on tightly coupled CPU-GPU architectures as the first step in understanding power and performance optimization for a heterogeneous multi-node HPC system. The insights from this analysis form the basis of a coordinated energy management scheme, called DynaCo, for integrated CPU-GPU architectures. We implement DynaCo on a modern heterogeneous processor and compare its performance to a state-of-the-art power- and performance-management algorithm. DynaCo improves measured average energy-delay squared (ED^2) product by up to 30% with less than 2% average performance loss across several exascale and other HPC workloads.

References

[1]

Advanced Configuration and Power Interface (ACPI), Specification, http://www.acpi.info/spec.htm

[2]

M. Arora, S. Nath, S. Mazumdar, S. Baden, D. Tullsen, "Redefining the Role of the CPU in the Era of CPU-GPU Integration," IEEE Micro2012.

Digital Library

[3]

K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, K. A. Yelick, "The landscape of parallel computing research: A view from Berkeley," Technical Report UCB/EECS-183, 2006.

[4]

P. Balaprakash, D. Buntinas, A. Chan, A. Guha, R. Gupta, S. Narayanan, A. Chieny, P. Hovland, B. Norris, "An exascale workload study," SCC 2012.

Digital Library

[5]

W. L. Bircher, M. Valluri, J. Law, L. K. John, "Runtime Identification of Microprocessor Energy Saving Opportunities," ISLPED 2005.

Digital Library

[6]

W. L. Bircher, L. K. John, "Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events," ISPASS 2007.

[7]

BIOS and Kernel Developer's Guide: http://support.amd.com/us/Processor_TechDocs/42300_15h_Mod_10h-1Fh_BKDG.pdf

[8]

W. M. Brown, P. Wang, S. J. Plimpton, A. N. Tharrington, "Implementing molecular dynamics on hybrid high performance computers- short range forces," Compute Physics Communications 2011.

[9]

S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," IISWC 2009.

Digital Library

[10]

S. Che, J. W. Sheaffer, M. Boyer, L. Szafaryn, and K. Skadron, "A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads," IISWC 2010.

Digital Library

[11]

L. Chen, X. Huo, G. Agrawal, "Accelerating map-reduce on a coupled CPU-GPU architecture," SC 2012.

Digital Library

[12]

M. Curtis-Maury, A. Shah, F. Blagojevic, D. Nikolopoulos, B. R. de Supinski, M. Schulz, "Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores," PACT 2008.

Digital Library

[13]

A. Danalis, G. Marin, C. McCurdy, J. Meredith, P. Roth, K. Spafford, V. Tipparaju, J. S. Vetter, "The scalable heterogeneous computing (SHOC) benchmarking suite", GPGPU 2010

Digital Library

[14]

M. Heroux, D. Doerfler, P. Crozier, J. Willenbring, H. C. Edwards, A. Williams, M. Rajan, E. Keiter, H. Thornquist, R. Numrich, "Improving performance via mini-applications", SAND2009-5574

[15]

S. Hong, H. Kim, "An integrated GPU power and performance model", ISCA 2010

Digital Library

[16]

Z. Hu, D. Brooks, V. Zyuban, P. Bose, "Microarchitecture-level power-performance simulators: modeling, validation and impact on design", MICRO 2003.

[17]

X. Huo; V. T. Ravi, G. Agrawal, "Porting irregular reductions on heterogeneous CPU-GPU configurations," HiPC 2011

Digital Library

[18]

W. Jia, K. Shaw, and M. Martonosi, "Stargazer: Automated Regression-Based GPU Design Space Exploration," IEEE ISPASS 2012

Digital Library

[19]

I. Karlin, "LULESH programming model and performance ports overview", LLNL-TR-608824

[20]

S. Kaxiras, M. Martonosi, "Computer Architecture Techniques for Power Efficiency", Synthesis Lectures on Computer Architecture

Digital Library

[21]

A. Kerr, E. Anger, G. Hendry, and S. Yalamanchili. "Eiger: A framework for the automated synthesis of statistical performance models." 1st Workshop on Performance Engineering and Applications (WPEA), held with HiPC 2012

[22]

J. H. Laros III, K. T. Pedretti, S. M. Kelly, W. Shu, and C. T. Vaughan, "Energy based performance tuning for large scale high performance computing systems," HPC 2012

Digital Library

[23]

J. Lee, H. Kim, "TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture", HPCA 2012

Digital Library

[24]

J. Lee, N. Kim, "Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", DAC 2009

Digital Library

[25]

J. Lee, V. Sathish, M. Schulte, K. Compton, N. Kim, "Improving Throughput of power-constrained GPUs using dynamic voltage/frequency and core scaling", PACT 2011

Digital Library

[26]

J. Li, J. Martinez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors", HPCA 2006

[27]

S. Nussabaum, AMD, "Trinity" APU, Hotchips 2012

[28]

S. Pakin, C. Storlie, M. Lang, R. Fields III, E. Romero, C. Idler, S. Michalak, H. Greenberg, J. Loncaric, R. Rheinheimer, G. Grider, J. Wendelberger, "Power usage of production supercomputers and production workloads", SC 2012

[29]

I. Paul, S. Manne, M. Arora, W. L. Bircher, S. Yalamanchili, "Cooperative boosting: needy versus greedy power management",ISCA 2013.

Digital Library

[30]

V. T. Ravi, W. Ma, D. Chiu, G, Agrawal, "Compiler and runtime support for enabling generalized reduction computations on heterogeneous parallel configurations", ICS 2010

Digital Library

[31]

V. T. Ravi, G. Agrawal., "A dynamic scheduling framework for emerging heterogeneous systems," HiPC 2011

Digital Library

[32]

B. Rountree, D. K. Lowenthal, S. Funk, V. Freeh, B. R. de Supinski, M. Schulz, "Bounding energy consumption in large-scale MPI programs", SC 2007

Digital Library

[33]

B. Rountree, D. K. Lowenthal, B. R. de Supinski, M. Schulz, V. Freeh, T. Bletsch, "Adagio: Making DVS Practical for Complex HPC Applications", ICS 2009

Digital Library

[34]

B. Rountree, D. K. Lowenthal, M. Schulz, B. R. de Supinski, "Practical performance prediction under dynamic voltage frequency scaling", IGCC 2011

Digital Library

[35]

A. Varma, B. Ganesh, M. Sen, S. R. Choudhury, L. Srinivasan, B. L. Jacob. A Control-Theoretic Approach to Dynamic Voltage", International Conference on Compilers, Architectures and Synthesis for Embedded Systems 2003

Digital Library

[36]

H. Wang, V. Sathish, R. Singh, M. Schulte, N. Kim, "Workload and power budget partitioning for single chip heterogeneous processors", PACT 2012

Digital Library

[37]

Q. Wu, P. Juang, M. Martonosi, D. W. Clark, "Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors", ASPLOS 2004

Digital Library

[38]

Q. Wu, M. Martonosi, D. Clark, V. Reddi, D. Connors, Y. Wu, J. Lee, D. Brooks, "Dynamic Compiler-Driven Control for Microprocessor Energy and Performance", IEEE Micro 2006

Digital Library

[39]

http://www.amd.com/us/products/desktop/processors/a-series/Pages/a-series-model-number-comparison.aspx

[40]

http://www.xbitlabs.com/news/other/display/20111102214137_AMD_and_Penguin_Build_World_s_First_HPC_Cluster_Based_on_Fusion_APUs.html

[41]

http://developer.amd.com/tools-and-sdks/heterogeneous-computing/codexl/

[42]

http://www.green500.org

[43]

http://www.top500.org

Cited By

Zhang YWang QLin ZXu PWang B(2024)Improving GPU Energy Efficiency through an Application-transparent Frequency Scaling Policy with Performance AssuranceProceedings of the Nineteenth European Conference on Computer Systems10.1145/3627703.3629584(769-785)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3627703.3629584
Ortega CAlvarez LBuyuktosunoglu ABertran Monfort RRosedahl TBose PMoreto Planas M(2022)Adaptive Power Shifting for Power-Constrained Heterogeneous SystemsIEEE Transactions on Computers10.1109/TC.2022.3174545(1-1)Online publication date: 2022
https://doi.org/10.1109/TC.2022.3174545
Straube KLowe-Power JNitta CFarrens MAkella V(2020)HCAPP: Scalable Power Control for Heterogeneous 2.5D Integrated SystemsProceedings of the 49th International Conference on Parallel Processing10.1145/3404397.3404448(1-11)Online publication date: 17-Aug-2020
https://dl.acm.org/doi/10.1145/3404397.3404448
Show More Cited By

Index Terms

Coordinated energy management in heterogeneous processors
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
2. General and reference
  1. Cross-computing tools and techniques
    1. Design

Recommendations

Coordinated energy management in heterogeneous processors
SC13 --The International Conference for High Performance Computing, Networking, Storage and Analysis

This paper examines energy management in a heterogeneous processor consisting of an integrated CPU--GPU for high-performance computing HPC applications. Energy management for HPC applications is challenged by their uncompromising performance ...
A Customized Processor for Energy Efficient Scientific Computing

The rapid advancements in the computational capabilities of the graphics processing unit (GPU) as well as the deployment of general programming models for these devices have made the vision of a desktop supercomputer a reality. It is now possible to ...
A case for coordinated resource management in heterogeneous multicore platforms
ISCA'10: Proceedings of the 2010 international conference on Computer Architecture

Recent advances in multi- and many-core architectures include increased hardware-level parallelism (i.e., core counts) and the emergence of platform-level heterogeneity. System software managing these platforms is typically comprised of multiple ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SC '13: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis

November 2013

1123 pages

ISBN:9781450323789

DOI:10.1145/2503210

General Chair:
William Gropp
University of Illinois at Urbana-Champaign, Urbana, Illinois
,
Program Chair:
Satoshi Matsuoka
Tokyo Institute of Technology, Tokyo, Japan

Copyright © 2013 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 November 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SC13

Sponsor:

SIGHPC
SIGARCH
IEEE-CS

SC13: International Conference for High Performance Computing, Networking, Storage and Analysis

November 17 - 21, 2013

Colorado, Denver

Acceptance Rates

SC '13 Paper Acceptance Rate 91 of 449 submissions, 20%;

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

18
Total Citations
View Citations
495
Total Downloads

Downloads (Last 12 months)11
Downloads (Last 6 weeks)6

Reflects downloads up to 10 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang YWang QLin ZXu PWang B(2024)Improving GPU Energy Efficiency through an Application-transparent Frequency Scaling Policy with Performance AssuranceProceedings of the Nineteenth European Conference on Computer Systems10.1145/3627703.3629584(769-785)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3627703.3629584
Ortega CAlvarez LBuyuktosunoglu ABertran Monfort RRosedahl TBose PMoreto Planas M(2022)Adaptive Power Shifting for Power-Constrained Heterogeneous SystemsIEEE Transactions on Computers10.1109/TC.2022.3174545(1-1)Online publication date: 2022
https://doi.org/10.1109/TC.2022.3174545
Straube KLowe-Power JNitta CFarrens MAkella V(2020)HCAPP: Scalable Power Control for Heterogeneous 2.5D Integrated SystemsProceedings of the 49th International Conference on Parallel Processing10.1145/3404397.3404448(1-11)Online publication date: 17-Aug-2020
https://dl.acm.org/doi/10.1145/3404397.3404448
Andreev AKaplan FZapater MCoskun AAtienza D(2018)Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell ArraysProceedings of the International Symposium on Low Power Electronics and Design10.1145/3218603.3218606(1-6)Online publication date: 23-Jul-2018
https://dl.acm.org/doi/10.1145/3218603.3218606
Basu AGreathouse JVenkataramani GVesely J(2018)Interference from GPU System Service Requests2018 IEEE International Symposium on Workload Characterization (IISWC)10.1109/IISWC.2018.8573485(179-190)Online publication date: Sep-2018
https://doi.org/10.1109/IISWC.2018.8573485
Straube KLowe-Power JNitta CFarrens MAkella V(2018)Improving Provisioned Power Efficiency in HPC Systems with GPU-CAPP2018 IEEE 25th International Conference on High Performance Computing (HiPC)10.1109/HiPC.2018.00021(112-122)Online publication date: Dec-2018
https://doi.org/10.1109/HiPC.2018.00021
Wachter EMerrett GAl-Hashimi BSingh A(2017)Reliable mapping and partitioning of performance-constrained openCL applications on CPU-GPU MPSoCsProceedings of the 15th IEEE/ACM Symposium on Embedded Systems for Real-Time Multimedia10.1145/3139315.3157088(78-83)Online publication date: 15-Oct-2017
https://dl.acm.org/doi/10.1145/3139315.3157088
Majumdar APiga LPaul IGreathouse JHuang WAlbonesi D(2017)Dynamic GPGPU Power Management Using Adaptive Model Predictive Control2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2017.34(613-624)Online publication date: Feb-2017
https://doi.org/10.1109/HPCA.2017.34
Barik RFarooqui NLewis BHu CShpeisman TFranke BWu YRastello F(2016)A black-box approach to energy-aware scheduling on integrated CPU-GPU systemsProceedings of the 2016 International Symposium on Code Generation and Optimization10.1145/2854038.2854052(70-81)Online publication date: 29-Feb-2016
https://dl.acm.org/doi/10.1145/2854038.2854052
Paul IHuang WArora MYalamanchili S(2015)HarmoniaACM SIGARCH Computer Architecture News10.1145/2872887.275040443:3S(54-65)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2872887.2750404
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents