WO2011030542A2 - 電子部品モジュールおよびその製造方法 - Google Patents
電子部品モジュールおよびその製造方法 Download PDFInfo
- Publication number
- WO2011030542A2 WO2011030542A2 PCT/JP2010/005500 JP2010005500W WO2011030542A2 WO 2011030542 A2 WO2011030542 A2 WO 2011030542A2 JP 2010005500 W JP2010005500 W JP 2010005500W WO 2011030542 A2 WO2011030542 A2 WO 2011030542A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electrode pattern
- electronic component
- main surface
- pattern
- resist pattern
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q13/00—Waveguide horns or mouths; Slot antennas; Leaky-waveguide antennas; Equivalent structures causing radiation along the transmission path of a guided wave
- H01Q13/10—Resonant slot antennas
- H01Q13/106—Microstrip slot antennas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/36—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
- H01Q1/38—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q23/00—Antennas with active circuits or circuit elements integrated within them or attached to them
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
Definitions
- the present invention relates to an electronic component module and a method for manufacturing the same, and more particularly to an arrangement of an electrode pattern and a resist pattern on a substrate on which the electronic component is mounted.
- FIG. 4A is a cross-sectional view of the printed wiring board (printed circuit board) 110
- FIG. 4B is a cross-sectional view of the circuit element 120 as an electronic component mounted on the printed wiring board 110.
- FIG. 4A is a cross-sectional view of the printed wiring board (printed circuit board) 110
- FIG. 4B is a cross-sectional view of the circuit element 120 as an electronic component mounted on the printed wiring board 110.
- the printed circuit board 110 includes a printed circuit board side solder bump 104b, a printed circuit board side land 106, a base material 105, a printed circuit board side resist 107, and the like, and is made of ceramic or thermoplastic resin.
- the insulating base material 105 is formed by forming a plurality of substrate-side lands 106 and substrate-side resists 107 on the main surface (mounting surface) on which the circuit element 120 of FIG. .
- the circuit element 120 includes an interposer 101 that is an element body, an element-side land 102, an element-side resist 103, and solder bumps formed on one surface of the interposer 101 with a space therebetween. 104a and the like.
- FIG. 5 is a cross-sectional view of the circuit element 120 mounted on the printed circuit board 110.
- the solder bump 104 of FIG. 5 is formed, and the circuit element 120 is mounted on the printed board 110.
- some substrates such as the printed wiring board form an electronic component module by embedding an electronic component such as the circuit element 120 in a resin sealing component-embedded resin layer.
- an external connection electrode pattern is attached to the surface of the component-embedded resin layer, and the electronic component module is mounted on a mother board via the external connection electrode pattern.
- an electrode pattern is also formed on the main surface opposite to the main surface on which the component-embedded resin layer is formed on the substrate, so that other electronic components There is also a board with a double-sided mounting structure.
- the distance between the electrode pattern pad (land) on the lower side of the electronic component and the resist pattern is narrow. It is difficult to enter and there is a risk of poor filling of the resin.
- a via hole with a bottom is formed in the component built-in resin layer by laser processing or drilling, and an interlayer connection conductor (via conductor, etc.) is formed by filling the via hole with via fill plating or conductive paste.
- the upper and lower electrode patterns of the component built-in resin layer are connected by the interlayer connection conductor, but if the laser irradiation position or the like deviates from the electrode pattern, the laser is irradiated to the exposed gap portion where the resist pattern of the substrate is not formed. As a result, the substrate is easily pierced and may be damaged.
- peripheral side surface of the electrode pattern has poor adhesion to solder or resin, and solder used for mounting the electronic component may blow out along the peripheral side surface, possibly causing solder flash.
- the present invention is a structure having a resin layer with a built-in component on at least one main surface of a substrate, and has excellent characteristics that there is no resin filling failure, substrate damage due to laser processing or drilling in the process of forming interlayer connection conductors, etc.
- Another object of the present invention is to provide an electronic component module and a manufacturing method thereof.
- an electronic component module of the present invention includes a substrate having a first electrode pattern and a first resist pattern on one main surface, and a first electrode pattern on the one main surface.
- a first electronic component mounted on the one main surface, and the first electronic component is provided on the one main surface, and the first electrode pattern and the external connection electrode pattern on the surface are provided inside or on the side.
- a component-embedded resin layer having an interlayer connection conductor for connecting the first electrode pattern and the first resist pattern, wherein the first resist pattern is on a peripheral portion of the first electrode pattern. They are arranged so as to overlap each other (claim 1).
- the substrate further includes a second electrode pattern and a second resist pattern on the other main surface, and the second electrode pattern is interposed on the other main surface.
- the second electronic component is mounted, and the second electrode pattern and the second resist pattern are arranged so as not to overlap each other (claim 2).
- the electronic component module of the present invention is characterized in that the other main surface of the substrate is not resin-sealed (Claim 3).
- a step of arranging the first electrode pattern and the first resist pattern on one main surface of the substrate, and the first external surface on the one main surface Mounting the first electronic component via the electrode pattern, and incorporating the first electronic component on the first main surface, and the first external electrode pattern and the outside of the surface inside or on the side.
- the first electrode pattern and the first resist pattern on one main surface of the substrate are such that the first resist pattern is on the peripheral portion of the first electrode pattern. Arranged to overlap.
- the one main surface is provided with a component-embedded resin layer in which the first electronic component is embedded, and an interlayer for connecting the first electrode pattern and the external connection electrode pattern on the surface inside or on the side thereof.
- a structure having a connection conductor is provided.
- the gap (gap) between the first electrode pattern on one main surface on which the component-embedded resin layer is formed and the first resist pattern is small, and residues generated in the wet manufacturing process are difficult to collect. Therefore, in the reflow process when the electronic component module is mounted on the mother board, the conductive bonding material such as solder is not blown out due to the influence of the residue, and there is almost no possibility that solder flash or the like is generated. In addition, since the peripheral side surface of the first electrode pattern is covered and closely adhered to the first resist pattern, solder flash or the like does not occur along the peripheral side surface.
- a component module can be provided.
- the second electrode pattern and the second resist pattern are arranged on the other main surface of the substrate so as not to overlap each other, and in this state Since the second electronic component is mounted on the other main surface via the second electrode pattern, the arrangement of the electrode pattern and the resist pattern can be varied depending on the main surface to form a double-sided mounting structure.
- the electronic component module of the present invention of claim 3 since the other main surface of the substrate is not resin-sealed, poor filling of the resin, or laser processing or drilling of the via hole, By disposing the second electrode pattern and the second resist pattern so as not to overlap each other without being damaged, residues generated in the wet manufacturing process can be effectively released.
- the arrangement of the electrode pattern and the resist pattern is varied depending on the characteristics of one main surface side provided with the component built-in resin layer and the other main surface side not sealed with resin, and one main surface Then, it arrange
- the first resist pattern is arranged on one main surface of the substrate so as to overlap the peripheral portion of the first electrode pattern.
- the first electronic component is built in the component built-in resin layer on the first main surface via the first external electrode pattern, and the first external electrode pattern and the external connection electrode pattern on the surface are connected.
- the electronic component module according to claim 1 having an interlayer connection conductor to be manufactured can be manufactured.
- the second electrode pattern and the second resist pattern spaced apart from each other so as not to overlap each other are formed on the second main surface of the substrate.
- FIG. 5 is a cross-sectional view of a conventional module in which the circuit element of FIG. 4B is mounted on the substrate of FIG.
- FIG. 1 is a cross-sectional view of an electronic component module 1 of the present embodiment, and the electronic component module 1 includes a core substrate 2 (corresponding to the substrate of the present invention) 2 having a double-sided mounting structure. That is, the core substrate 2 has the first electrode pattern 3 and the first resist pattern 4 on one main surface (lower surface) 2a, and one or a plurality of first electrodes built in the component built-in resin layer 5. An electronic component 6 is mounted via the first electrode pattern 3.
- the other main surface (upper surface) 2 b of the core substrate 2 has the second electrode pattern 7 and the second resist pattern 8, and one or a plurality of second electronic components are interposed via the second electrode pattern 7. 9 is implemented.
- the core substrate 2 is made of various resin substrates, LTCC (Low Temperature Co-fired Ceramics) substrates, etc., and connects the electrode pads (lands) of the electrode patterns 3 and 7 on both main surfaces 2a and 2b as necessary. Therefore, one or more via conductors 22 are formed in the base material layer 21.
- the via conductor 22 is formed by applying a known via fill plating or conductive paste filling process to the through hole.
- the electrode patterns 3 and 7 are, for example, copper foil patterns, and are formed by a known etching process or the like.
- the resist patterns 4 and 8 are formed by printing, applying, or the like with a known solder resist on portions of the main surfaces 2a and 2b except for the electrode patterns 3 and 7.
- the electrode patterns 3 and 7 have a thickness of 10 to 20 ⁇ m, for example, and the resist patterns 4 and 8 have a thickness of 30 to 40 ⁇ m, for example.
- the component-embedded resin layer 5 includes, for example, a resin layer 51 in which a thermosetting resin and a filler are mixed, and a thin adhesive layer 52 on the opposite side (surface side) of the resin layer 51 from the core substrate 2. 6, and one or a plurality of interlayer connection conductors (via conductors) 11 for connecting the first electrode pattern 3 and an external connection electrode pattern 10 to be described later are provided inside or on the side as necessary.
- thermosetting resins include epoxy resins, phenol resins, cyanate resins
- fillers include inorganic powders such as silica powder and alumina powder.
- the adhesive layer 52 is provided for attaching the external connection electrode pattern 10 to the surface side of the component-embedded resin layer 5, and is made of the same or different thermosetting resin as the resin layer 51. Similar to the via conductors 22, the respective interlayer connection conductors 11 are formed by performing via fill plating or conductive paste filling processing on the via holes. Each interlayer connection conductor 11 is constricted at the adhesive layer 52.
- the first electronic component 6 is, for example, a chip component such as a capacitor, a coil, or a transistor
- the second electronic component 9 is an integrated circuit element that is larger than the first electronic component 6, and is soldered to the electrode patterns 3 and 7.
- Flip chip (FC) mounting is performed by reflow soldering of bumps or the like.
- 61 and 91 in a figure show solder.
- the external connection electrode pattern 10 is a terminal for connecting and mounting the electronic component module 1 to a mother board or the like.
- the first electrode pattern 3 and the first resist pattern 4 on the main surface 2 a side covered with the resin of the component-embedded resin layer 5 are such that the first resist pattern 4 is on the peripheral edge of the first electrode pattern 3. They are arranged so as to overlap.
- FIG. 2A shows an example of the overlap of the first electrode pattern 3 and the first resist pattern 4.
- the first resist pattern 4 covers the peripheral portion of the first electrode pattern 3 including the pad portion 3a on which the conductive bonding material such as solder is disposed and the wiring portion 3b for routing. There is no gap between the electrode pattern 3 and the first resist pattern 4 so that the base material layer 21 is not exposed.
- the laser irradiation position or the like is the first. Even if the first electrode pattern 3 is shifted to the peripheral edge portion, the first resist pattern 4 is formed in those portions, so that the first resist pattern 4 blocks the hole, and the base layer 21 of the core substrate 2 has a hole. Will not open or scratch, and the core substrate 2 will not be damaged.
- the lower side of the first electronic component 6 is substantially the same. It is in a state of being in contact with the first resist pattern 4 and does not need to be filled with resin. Therefore, there is little possibility that poor filling of the resin will occur. Further, residues generated in wet manufacturing processes such as the formation of the first electrode pattern 3 and the first resist pattern 4 and the formation of via holes in the interlayer connection conductor 11 are less likely to be trapped in the component-embedded resin layer 5.
- the resin filling is poor, and laser processing or drilling in the process of forming the interlayer connection conductor 11 is performed. It is possible to provide an electronic component module 1 with excellent reliability that does not damage the core substrate 2.
- the other main surface 2b of the core substrate 2 is arranged with a gap so that the second electrode pattern 7 and the second resist pattern 8 do not overlap each other.
- the other main surface 2b A second electronic component 9 is mounted via the second electrode pattern 7.
- FIG. 2B shows an arrangement example of the second electrode pattern 7 and the second resist pattern 8.
- the second electrode pattern 7 and the second resist pattern 8 are arranged so as not to overlap each other, so that the arrangement of the electrode patterns 3 and 7 and the resist patterns 4 and 8 can be changed to the main surface 2a,
- the core substrate 2 can have a double-sided mounting structure. Further, the residue remaining on the core substrate 2 in the wet process described above can escape from the gap portion.
- the resin filling failure or the via hole is laser processed or drilled. There is no damage by processing.
- the second electrode pattern 7 and the second resist pattern 8 so as not to overlap each other, residues such as smear generated in the wet manufacturing process even in the final form as an electronic component module Can be effectively escaped.
- the core substrate 2 is prepared and set upside down.
- the electrode patterns 3 and 7 are formed on the main surfaces 2a and 2b of the base material layer 21 by etching, printing, or the like.
- one main surface 2 a is arranged so that the first resist pattern 4 overlaps the peripheral edge portion of the first electrode pattern 3 by printing or applying a solder resist.
- the other main surface 2a is arranged at an interval so that the second electrode pattern 7 and the second resist pattern 8 do not overlap each other by printing or application of the same solder resist.
- the base material layer 21 has a via conductor 22 formed by laser processing or drilling.
- the first electronic component 6 is mounted on the main surface 2a of the core substrate 2 with the first electrode pattern 3 interposed therebetween.
- the electrode of the first electronic component 6 is placed on the pad or the like of the first electrode pattern 3 via a solder bump, and the first electronic component 6 is soldered to the first electrode pattern 3 by reflow heat treatment. It is done.
- thermosetting resin for example, a sheet-like or liquid uncured (B stage) thermosetting resin is filled so that the first electronic component 6 is embedded on the main surface 2a of the core substrate 2.
- the resin layer 51 is formed by heat curing.
- a bottomed via hole is formed in the cured resin layer 51 so that the electrode pattern 3 is exposed by laser processing and drilling, and then desmearing and drying are performed. These via holes are subjected to via fill plating or conductive paste filling treatment to form via conductors 11a. Thereafter, the via conductor 11a is also cured.
- the external connection electrode pattern 10 is attached to the surface (upper surface) of the component-embedded resin layer 5 formed by the cured resin layer 51, an uncured resin that is the same as or different from the resin layer 51 is used.
- the thin adhesive layer 52 is prepared, and the adhesive layer 52 is attached to the resin layer 51 by a vacuum press or the like.
- a similar via conductor 11b is formed at the position of the via conductor 11a of the resin layer 51.
- the copper foil 13 is attached to the upper surface of the uncured adhesive layer 52 attached to the resin layer 51, heated and dried to cure the adhesive layer 52 and the via conductor 11b, A resin-sealed component-embedded resin layer 5 to which a copper foil 13 is attached is formed on the core substrate 2.
- an interlayer connection conductor 11 having a constriction inside the component-embedded resin layer 5 is formed by the via conductors 11a and 11b.
- the copper foil 13 is patterned by etching or the like, the external connection electrode pattern 10 is formed on the surface of the component built-in resin layer 5, and the first external electrode pattern is formed by the interlayer connection conductor 11. 3 and the external connection electrode pattern 10 on the surface of the component-embedded resin layer 5 are connected. Then, if necessary, the electrode patterns 3 and 10 are plated to form a plating film.
- the whole of the component-embedded resin layer 5 bonded to the core substrate 2 is turned upside down, and the arrangement of the second electrode pattern 7 and the second resist pattern 8 is the uppermost layer.
- the external connection electrode pattern 10 is reset to the lowermost layer, the second electronic component 9 is mounted on the second electrode pattern 7 by solder reflow, and the electronic component module 1 is manufactured.
- the electronic component module 1 is configured such that the electrode patterns 3 and 7 and the resist patterns 4 and 8 are arranged on one main surface 2a of the core substrate 2 including the resin-encapsulated component-embedded resin layer 5. And the other main surface 2b not provided with the component-embedded resin layer 5, depending on the respective characteristics, and the first resist pattern 4 is on the peripheral portion of the first electrode pattern 3 on one main surface 2a. Are arranged so as to overlap each other, and on the other main surface 2b, the second electrode pattern 7 and the second resist pattern 8 are arranged so as not to overlap each other. Therefore, it is possible to provide a highly reliable electronic component module 1 having the structure of FIG. 1 in which the electronic components 6 and 9 are mounted on both sides of the core substrate 2 and a manufacturing method thereof.
- connection conductor 11 is formed inside the component-embedded resin layer 5
- the interlayer connection conductor 11 is formed on the side of the component-embedded resin layer 5 depending on the arrangement of the first external electrode pattern 3 and the external connection electrode pattern 10. May be.
- substrate 2 was set as the structure which does not carry out resin sealing, the other main surface 2b side of the core board
- substrate 2 is also a component similarly to the one main surface 2a side.
- the structure may be a double-sided mounting substrate that is resin-sealed with a built-in resin layer.
- the core substrate 2 may be mounted on one side without any processing on the other main surface 2b side of the core substrate 2. .
- the substrate of the present invention is not limited to the core substrate 2 composed of a single layer substrate, and may be a multilayer substrate formed by laminating a plurality of insulating layers.
- the shape and size of the electrode patterns 3, 7, 10, the width of the peripheral portion where the first register pattern 4 of the first electrode pattern 3 overlaps, and the second electrode pattern 7 and the second register pattern 8 Needless to say, the interval and the like may be appropriately set according to the manufacturing conditions of the electronic component module.
- the resin layer 51 and the like of the component-embedded resin layer 5 may be a thermoplastic resin, a photocurable resin, or the like, and the electronic components 6 and 9 may be any components.
- an assembly of a plurality of electronic component modules may be formed by a method similar to the manufacturing method of the above-described embodiment, and the final electronic component module may be manufactured by dividing it into pieces.
- the present invention can be applied to an electronic component module incorporating various components and its manufacture.
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
図1、図2を参照して、請求項1~3に対応する本実施形態の電子部品モジュール1の構成を説明する。
図3を参照して、本実施形態の電子部品モジュール1の製造方法を説明する。
2 コア基板
2a、2b 一方、他方の主面
3、7 第1、第2の電極パターン
4、8 第1、第2のレジストパターン
5 部品内蔵樹脂層
6、9 第1、第2の電子部品
10 外部接続用電極パターン
11 層間接続導体
Claims (5)
- 一方の主面に第1の電極パターンおよび第1のレジストパターンを有する基板と、
前記一方の主面に第1の電極パターンを介して実装された第1の電子部品と、
前記一方の主面に設けられて前記第1の電子部品を内蔵し、内部又は側部に前記第1の電極パターンと表面の外部接続用電極パターンとを接続する層間接続導体を有する部品内蔵樹脂層とを備え、
前記第1の電極パターンおよび前記第1のレジストパターンは、前記第1のレジストパターンが前記第1の電極パターンの周縁部上に重なるように配置されていることを特徴とする電子部品モジュール。 - 請求項1に記載の電子部品モジュールにおいて、
前記基板は他方の主面に第2の電極パターンおよび第2のレジストパターンを有し、
前記他方の主面には前記第2の電極パターンを介して第2の電子部品が実装され、
前記第2の電極パターンおよび前記第2のレジストパターンは、互いに重ならないように間隔をあけて配置されていることを特徴とする電子部品モジュール。 - 請求項2に記載の電子部品モジュールにおいて、
前記基板の他方の主面は樹脂封止されていないことを特徴とする電子部品モジュール。 - 基板の一方の主面に第1の電極パターンおよび第1のレジストパターンを配置する工程と、
前記一方の主面に前記第1の外部電極パターンを介して第1の電子部品を実装する工程と、
前記第1の主面上に、前記第1の電子部品を内蔵し内部又は側部に前記第1の外部電極パターンと表面の外部接続用電極パターンとを接続する層間接続導体を有する部品内蔵樹脂層を設ける工程とを含み、
前記第1の電極パターンおよび前記第1のレジストパターンを、前記第1のレジストパターンが前記第1の電極パターンの周縁部に重なるように配置することを特徴とする電子部品モジュールの製造方法。 - 請求項4に記載の電子部品モジュールの製造方法において、
前記コア基板の第2の主面に第2の電極パターンおよび第2のレジストパターンを配置する工程と、
前記第2の主面に前記第2の電極パターンを介して第2の電子部品を実装する工程とをさらに含み、
前記第2の電極パターンおよび前記第2のレジストパターンを、互いに重ならないように間隔をあけて配置することを特徴とする電子部品モジュールの製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011530749A JPWO2011030542A1 (ja) | 2009-09-11 | 2010-09-08 | 電子部品モジュールおよびその製造方法 |
CN2010800408631A CN102498755A (zh) | 2009-09-11 | 2010-09-08 | 电子元器件模块及其制造方法 |
US13/415,886 US20120176751A1 (en) | 2009-09-11 | 2012-03-09 | Electronic component module and manufacturing method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009209989 | 2009-09-11 | ||
JP2009-209989 | 2009-09-11 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/415,886 Continuation US20120176751A1 (en) | 2009-09-11 | 2012-03-09 | Electronic component module and manufacturing method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2011030542A2 true WO2011030542A2 (ja) | 2011-03-17 |
WO2011030542A3 WO2011030542A3 (ja) | 2011-05-26 |
Family
ID=43732893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/005500 WO2011030542A2 (ja) | 2009-09-11 | 2010-09-08 | 電子部品モジュールおよびその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20120176751A1 (ja) |
JP (1) | JPWO2011030542A1 (ja) |
CN (1) | CN102498755A (ja) |
WO (1) | WO2011030542A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014017228A1 (ja) * | 2012-07-26 | 2014-01-30 | 株式会社村田製作所 | モジュール |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8710623B1 (en) | 2010-11-18 | 2014-04-29 | Xilinx, Inc. | Integrated circuit having a discrete capacitor mounted on a semiconductor die |
US8373252B1 (en) * | 2011-03-07 | 2013-02-12 | Xilinx, Inc. | Integrated circuit having capacitor on back surface |
CN104364899B (zh) * | 2012-06-22 | 2017-11-24 | 株式会社村田制作所 | 电子部件模块 |
KR101420526B1 (ko) * | 2012-11-29 | 2014-07-17 | 삼성전기주식회사 | 전자부품 내장기판 및 그 제조방법 |
TWI549576B (zh) * | 2013-06-14 | 2016-09-11 | 財團法人工業技術研究院 | 軟性電子元件模組及其拼接結構 |
KR101963285B1 (ko) * | 2017-04-26 | 2019-03-28 | 삼성전기주식회사 | 커패시터 및 이를 포함하는 실장기판 |
CN111295749B (zh) * | 2017-11-02 | 2023-04-18 | 株式会社村田制作所 | 电路模块 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000183531A (ja) * | 1998-12-18 | 2000-06-30 | Sharp Corp | 実装基板及び実装構造体 |
JP2002158450A (ja) * | 2000-09-06 | 2002-05-31 | Ngk Spark Plug Co Ltd | 配線基板 |
JP2002261447A (ja) * | 2001-03-02 | 2002-09-13 | Hitachi Chem Co Ltd | 配線板とその製造方法とその配線板を用いた半導体搭載用基板とその製造方法と半導体パッケージ並びにその製造方法 |
JP2006310421A (ja) * | 2005-04-27 | 2006-11-09 | Cmk Corp | 部品内蔵型プリント配線板とその製造方法 |
JP2007049004A (ja) * | 2005-08-11 | 2007-02-22 | Cmk Corp | プリント配線板とその製造方法 |
JP2007214230A (ja) * | 2006-02-08 | 2007-08-23 | Cmk Corp | プリント配線板 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4873005B2 (ja) * | 2006-03-29 | 2012-02-08 | 株式会社村田製作所 | 複合基板及び複合基板の製造方法 |
-
2010
- 2010-09-08 WO PCT/JP2010/005500 patent/WO2011030542A2/ja active Application Filing
- 2010-09-08 JP JP2011530749A patent/JPWO2011030542A1/ja active Pending
- 2010-09-08 CN CN2010800408631A patent/CN102498755A/zh active Pending
-
2012
- 2012-03-09 US US13/415,886 patent/US20120176751A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000183531A (ja) * | 1998-12-18 | 2000-06-30 | Sharp Corp | 実装基板及び実装構造体 |
JP2002158450A (ja) * | 2000-09-06 | 2002-05-31 | Ngk Spark Plug Co Ltd | 配線基板 |
JP2002261447A (ja) * | 2001-03-02 | 2002-09-13 | Hitachi Chem Co Ltd | 配線板とその製造方法とその配線板を用いた半導体搭載用基板とその製造方法と半導体パッケージ並びにその製造方法 |
JP2006310421A (ja) * | 2005-04-27 | 2006-11-09 | Cmk Corp | 部品内蔵型プリント配線板とその製造方法 |
JP2007049004A (ja) * | 2005-08-11 | 2007-02-22 | Cmk Corp | プリント配線板とその製造方法 |
JP2007214230A (ja) * | 2006-02-08 | 2007-08-23 | Cmk Corp | プリント配線板 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014017228A1 (ja) * | 2012-07-26 | 2014-01-30 | 株式会社村田製作所 | モジュール |
US9293446B2 (en) | 2012-07-26 | 2016-03-22 | Murata Manufacturing Co., Ltd. | Low profile semiconductor module with metal film support |
Also Published As
Publication number | Publication date |
---|---|
JPWO2011030542A1 (ja) | 2013-02-04 |
WO2011030542A3 (ja) | 2011-05-26 |
CN102498755A (zh) | 2012-06-13 |
US20120176751A1 (en) | 2012-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI645519B (zh) | 元件內埋式封裝載板及其製作方法 | |
US8116066B2 (en) | Method of manufacturing electronic component built-in substrate | |
US12075561B2 (en) | Embedding component in component carrier by component fixation structure | |
JP5711472B2 (ja) | 配線基板及びその製造方法並びに半導体装置 | |
KR100688768B1 (ko) | 칩 내장형 인쇄회로기판 및 그 제조 방법 | |
KR101027711B1 (ko) | 다층 배선 기판의 제조 방법 | |
WO2011030542A2 (ja) | 電子部品モジュールおよびその製造方法 | |
JP5389770B2 (ja) | 電子素子内蔵印刷回路基板及びその製造方法 | |
TWI512926B (zh) | 電路板層疊封裝結構及其製作方法 | |
US20090310323A1 (en) | Printed circuit board including electronic component embedded therein and method of manufacturing the same | |
TWI538584B (zh) | 埋入式高密度互連印刷電路板及其製作方法 | |
JP2008226945A (ja) | 半導体装置およびその製造方法 | |
KR101516072B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
JP2009253261A (ja) | 高密度回路基板及びその形成方法 | |
JP2016063130A (ja) | プリント配線板および半導体パッケージ | |
JP5454681B2 (ja) | モジュール基板およびその製造方法 | |
TWI506758B (zh) | 層疊封裝結構及其製作方法 | |
US20100236822A1 (en) | Wiring board and method for manufacturing the same | |
TW201429326A (zh) | 具有內埋元件的電路板、其製作方法及封裝結構 | |
KR20150065029A (ko) | 인쇄회로기판, 그 제조방법 및 반도체 패키지 | |
TWI511634B (zh) | 電路板製作方法 | |
KR101092945B1 (ko) | 패키지 기판, 이를 구비한 전자소자 패키지, 및 패키지 기판 제조 방법 | |
KR20080073648A (ko) | 다층 배선 기판 및 그 제조 방법 | |
KR102199413B1 (ko) | 임베디드 인쇄회로기판 및 그 제조 방법 | |
JP2008181921A (ja) | 電子部品内蔵基板とこれを用いた電子機器、およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080040863.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10815142 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011530749 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10815142 Country of ref document: EP Kind code of ref document: A2 |