[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

USRE44902E1 - Display device having a connection area outside the display area - Google Patents

Display device having a connection area outside the display area Download PDF

Info

Publication number
USRE44902E1
USRE44902E1 US13/545,596 US201213545596A USRE44902E US RE44902 E1 USRE44902 E1 US RE44902E1 US 201213545596 A US201213545596 A US 201213545596A US RE44902 E USRE44902 E US RE44902E
Authority
US
United States
Prior art keywords
display device
substrate
layer
conductive film
plane
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US13/545,596
Inventor
Hidekazu Kobayashi
Osamu Yokoyama
Yojiro Matsueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Element Capital Commercial Co Pte Ltd
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to US13/545,596 priority Critical patent/USRE44902E1/en
Priority to US13/923,911 priority patent/USRE45556E1/en
Application granted granted Critical
Publication of USRE44902E1 publication Critical patent/USRE44902E1/en
Priority to US14/700,798 priority patent/USRE47817E1/en
Assigned to EL TECHNOLOGY FUSION GODO KAISHA reassignment EL TECHNOLOGY FUSION GODO KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEIKO EPSON CORPORATION
Assigned to ELEMENT CAPITAL COMMERCIAL COMPANY PTE. LTD. reassignment ELEMENT CAPITAL COMMERCIAL COMPANY PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EL TECHNOLOGY FUSION GODO KAISHA
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/122Pixel-defining structures or layers, e.g. banks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B33/00Electroluminescent light sources
    • H05B33/02Details
    • H05B33/04Sealing arrangements, e.g. against humidity
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • H10K50/841Self-supporting sealing arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • H10K50/842Containers
    • H10K50/8426Peripheral sealing arrangements, e.g. adhesives, sealants
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • H10K50/844Encapsulations
    • H10K50/8445Encapsulations multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/87Passivation; Containers; Encapsulations
    • H10K59/871Self-supporting sealing arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/87Passivation; Containers; Encapsulations
    • H10K59/871Self-supporting sealing arrangements
    • H10K59/8722Peripheral sealing arrangements, e.g. adhesives, sealants
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/87Passivation; Containers; Encapsulations
    • H10K59/873Encapsulations
    • H10K59/8731Encapsulations multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/88Dummy elements, i.e. elements having non-functional features

Definitions

  • the present invention pertains to a flat, panel-type display device, and in particular to an invention of a display device capable of narrowing the so-called frame, which is the non-display area at the periphery of a display unit.
  • a display device that forms screens of text, images or video pictures by arranging a plurality of display elements and controlling the status of the respective display elements.
  • An example of this would be an electro-optic device such as a liquid crystal display device or an organic EL display device.
  • a liquid crystal display device or an organic EL display device.
  • the peripheral gas infiltrating within the device influences the life duration of the organic EL light emitting element.
  • moisture (water vapor) and oxygen deteriorate metal electrodes, and complicate the prolonged operation of the light emitting element.
  • a substrate having formed thereon an array of the organic EL display element is sealed with the likes of a metal can, waterproof plastic package or protective film to acquire gas barrier property against water vapor and oxygen.
  • connection space connection space
  • an object of the present invention is to provide a display device capable of narrowing the area of the frame.
  • another object of the present invention is to provide a display device in which the gas barrier property does not deteriorate even upon narrowing the area of the frame.
  • the display device comprises: a substrate having a plurality of display elements separated with a bank layer, and a wiring layer; an electrode layer for covering the plurality of display elements and the bank layer; and a sealing substrate for covering the substrate by joining at least the peripheral sealing area of the substrate; wherein the wiring layer is formed at a part of the sealing area of the substrate; and the peripheral portion of the electrode layer is connected to the wiring layer within the sealing area.
  • the size of the sealing substrate can be reduced while securing the connection width necessary for gas barrier or the like, and the portion that is the structural element of the frame of the display device is thereby reduced in size.
  • the electrode layer is a common electrode (negative electrode or positive electrode) of the respective display elements.
  • the common electrode layer is formed to include at least two types of electrode layers in which one is a lower layer positioned on the display element side and the other is an upper layer positioned thereon; and the upper electrode layer is formed from material having superior gas barrier property or anti-environmental property in comparison to the upper electrode layer.
  • the upper electrode layer is formed from material having superior gas barrier property or anti-environmental property in comparison to the upper electrode layer.
  • a film with favorable luminous efficiency (or operational efficiency) can be used as the lower electrode layer.
  • the lower electrode layer is formed to cover the plurality of display elements in their entirety and at least a part of the bank layer, but away from the sealing portion of the sealing substrate; and the upper electrode (layer) is formed to cover the lower (part) electrode layer in its entirety and to reach inside the sealing portion of the sealing substrate.
  • the lower electrode layer will be away from the joining portion where gas may infiltrate, and it will thereby be possible to suppress the deterioration of the lower electrode layer.
  • a film with favorable luminous efficiency can be used as the lower electrode layer.
  • the sealing substrate includes a protrusive sealing portion so as to circle around the periphery of the sealing substrate opposite to the sealing area of the substrate.
  • a hollow sealing substrate (having a concave cross section) may be used for sealing the substrate.
  • the top face of the wiring layer of the substrate is formed flatly, and the electrode layer is laminated thereon and connected electrically. Thereby, conduction of the wiring layer and electrode layer can be sought with certainty.
  • the face of the substrate opposite the sealing portion of the sealing substrate is also formed flatly. Therefore, the stress applied to the sealing portion of the substrate can be made uniform.
  • multilayer thin films are used instead of the sealing substrate for sealing.
  • a flexible film-like display device can be realized.
  • the size of the sealing area of the substrate is determined with the margin necessary in securing the gas barrier property or anti-environmental property of the joining means, and the connection area of the electrode layer and the wiring layer is included in the margin.
  • the frame of the display device can be narrowed.
  • the joining means includes an adhesive film, and the film thickness of the adhesive film does not exceed 20 ⁇ m. Moreover, the width of the adhesive film is at least 1 mm or more. Thereby, the contact face with outside atmosphere can be reduced, the infiltration length of outside atmosphere can be secured considerably, and the deterioration of the sealed element can be suppressed thereby.
  • the periphery of the sealing substrate is positioned inside the periphery of the substrate in an amount corresponding to the margin upon mounting the sealing substrate on the substrate.
  • the sealing substrate can be mounted on the substrate with ease.
  • the periphery of the sealing substrate is positioned inside the periphery of the substrate in an amount corresponding to at least the scribe margin upon dividing the substrate. Thereby, space necessary for separating and cutting the display after assembly is secured.
  • the sealing substrate is structured from a flat substrate. Thereby, sealing can be performed more easily.
  • the bank layer is not positioned within the sealing area of the substrate.
  • the bank layer may be formed from an organic material having high moisture permeability.
  • the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are connected at one side of this substrate.
  • the electrode layer and the wiring layer are connected at one side of this substrate.
  • the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at two sides of this substrate.
  • This kind of structure is effective in cases of installing a plurality of driver ICs in order to reduce wiring resistance up to the electrode and displaying large volumes of data.
  • the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at three sides of this substrate.
  • This kind of structure is capable of sufficiently reducing the wiring resistance up to the electrode through connection at such three sides, and seeking the connection with an external circuit with one side.
  • the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at four sides of this substrate.
  • This kind of structure is preferable in cases of reducing the wiring resistance as much as possible, which becomes necessary when realizing a large-sized high resolution display device.
  • a pullout wiring may be formed via an insulation film below the power source wiring layer, or the connection area of the electrode layer and power source wiring layer may be divided into a plurality of blocks, and the pullout wiring may be disposed collectively between the mutual blocks.
  • dummy display elements are disposed around the periphery of the area where the plurality of display elements is arranged.
  • substantial influence on the display elements is alleviated.
  • application (amount of application) of the display element material with the inkjet system can be made uniform.
  • the display element is an organic EL element.
  • the lower electrode layer is calcium and the upper electrode layer is aluminum.
  • the bank layer is formed from resin material. Color mixture can be prevented since a bank layer exists between the display elements.
  • the display device is employed in electronic devices such as a digital camera, personal computer, flat-panel television, portable information terminal device, portable telephone device, electronic book, and the like.
  • electronic devices such as a digital camera, personal computer, flat-panel television, portable information terminal device, portable telephone device, electronic book, and the like.
  • various devices with minimal excess non-display areas (frame) at the periphery of the display device are obtained.
  • the manufacturing method of a display device comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the top (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; a joining material application step of applying joining material to the sealing area of the substrate; and a sealing step of joining a sealing substrate having a circular sealing portion at the sealing area of the substrate with the joining material and sealing the substrate.
  • the frame of the display device can be narrowed.
  • the joining material application step applies the joining material on the connection area of the common electrode layer and the wiring layer formed within the sealing area of the substrate and to the remaining sealing area (other than the foregoing area). Thereby, the sealing area between the substrate and the sealing substrate can be sealed with the required joining material.
  • the manufacturing method of a display device comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the top (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; a joining material application step of applying joining material to the sealing area of the substrate and the common electrode layer; and a sealing step of joining a sealing substrate covering the sealing area of the substrate and the common electrode layer with the joining material and sealing the substrate.
  • the frame of the display device can be narrowed.
  • the manufacturing method of a display device comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the upper (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; and a sealing step of forming a multilayer film on the substrate for covering the sealing area and the common electrode layer and sealing the substrate.
  • the multilayer film contains a film that prevents the permeation of water or gas.
  • the common electrode layer is formed to include at least two types of electrode layers in which one is a lower layer positioned on the display element side and the other is an upper layer positioned thereon; and the upper electrode layer is formed from material having superior gas barrier property or anti-environmental property in comparison to the lower electrode layer. Thereby, deterioration of the light emitting element can be prevented.
  • the lower electrode layer is formed to cover the plurality of display elements in their entirety and at least a part of the bank layer, but away from the sealing portion of the sealing substrate; and the upper electrode layer is formed to cover the lower electrode layer in its entirety and to reach inside the sealing portion of the sealing substrate.
  • the lower electrode layer is formed to cover the plurality of display elements in their entirety and at least a part of the bank layer, but away from the sealing portion of the sealing substrate; and the upper electrode layer is formed to cover the lower electrode layer in its entirety and to reach inside the sealing portion of the sealing substrate.
  • FIG. 1 is a plan view for explaining the first embodiment of the display device according to the present invention.
  • FIG. 2 is a cross section along section A-B of FIG. 1 for explaining the first embodiment (example of employing a sealing substrate) of the display device according to the present invention
  • FIG. 3 is a cross section along section C-D of FIG. 1 for explaining the first embodiment of the display device according to the present invention
  • FIG. 4 is an explanatory diagram for explaining the edge structure of a general display device (comparative example) for explaining the effect of the first embodiment
  • FIG. 5(a) and FIG. 5(b) are explanatory diagrams for explaining the flatness in the sealing portion of the substrate periphery, wherein FIG. 5(a) illustrates a case when there is misalignment between the substrate wiring layers 121 , 112 , 107 and the common electrode 123 , and FIG. 5(b) illustrates a case when there is no such misalignment;
  • FIGS. 6(a)-6(d) are process charts for explaining the manufacturing process of the display device according to the first embodiment
  • FIG. 7 is a cross section along section A-B of FIG. 1 for explaining the second embodiment (example of adhering the entire face of the sealing substrate) of the display device according to the present invention
  • FIG. 8 is a cross section along section C-D of FIG. 1 for explaining the second embodiment of the display device according to the present invention.
  • FIGS. 9(a)-9(d) are process charts for explaining the manufacturing process of the display device according to the second embodiment.
  • FIG. 10 is a cross section along section A-B of FIG. 1 for explaining the third embodiment (example of employing a multilayer sealing film) of the display device according to the present invention.
  • FIG. 11 is a cross section along section C-D of FIG. 1 for explaining the third embodiment of the display device according to the present invention.
  • FIGS. 12(a)-12(d) are process charts for explaining the manufacturing process of the display device according to the third embodiment.
  • FIG. 13 is a plan view for explaining the fourth embodiment (example of employing dummy pixels) of the display device according to the present invention.
  • FIG. 14 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at three sides of the substrate;
  • FIG. 15 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at one side of the substrate;
  • FIG. 16 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at two sides of the substrate
  • FIG. 17 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at four sides of the substrate;
  • FIG. 18 is an explanatory diagram for explaining an example of a portable personal computer employing the display device according to the present invention.
  • FIG. 19 is an explanatory diagram for explaining an example of a portable telephone device employing the display device according to the present invention.
  • FIG. 20 is an explanatory diagram for explaining an example of a digital camera employing the display device according to the present invention.
  • FIG. 21 is an explanatory diagram for explaining an example of an electronic book employing the display device according to the present invention.
  • FIG. 1 to FIG. 3 are explanatory diagram for explaining the first embodiment of the display device according to the present invention.
  • FIG. 1 is a plan view schematically showing the display device.
  • FIG. 2 is a cross section schematically showing the cross section along direction A-B of FIG. 1 .
  • FIG. 3 is a cross section schematically showing the cross section along direction C-D of FIG. 1 .
  • the same reference numerals are given to the components corresponding in the respective diagrams.
  • the display element area in the center of FIG. 2 is illustrated in a simplified manner.
  • the display device 1 of the first embodiment shows a case of an organic EL display device.
  • this display device 1 is structured from a TFT substrate 100 comprising a light emitting element array, a sealing substrate 200 for sealing the light emitting element array, a joining means 301 for joining the TFT substrate 100 and sealing substrate 200 , a scan line driving unit 140 for driving the scan line of the TFT substrate 100 , a data driver IC 401 for driving the data line of the TFT substrate 100 , and so on.
  • the TFT substrate 100 is structured from a plurality of organic EL light emitting elements 120 arranged in a matrix, a TFT transistor 130 for driving such light emitting elements 120 or which functions as a switch, and so on.
  • a protective film 102 is formed on a glass substrate 101 , silicon is deposited thereon, low-concentration impurities are injected therein and patterning is performed thereto in order to form a polysilicon TFT area 103 .
  • the substrate 100 may also be a resin substrate.
  • a gate insulation film 104 formed of oxidized silicon is deposited thereon with the CVD method.
  • Aluminum is deposited thereon with the sputtering method and patterning is performed thereto in order to form organic EL driving power source wiring films 105 and 106 , an organic EL negative electrode wiring layer 107 , and a gate wiring film 108 of the TFT 130 .
  • a mask is used to inject high-concentration ion into the source drain area of the TFT area 103 , and oxidized silicon is deposited thereon in order to form a first interlayer insulation film 110 .
  • a contact hole mask is used to perform anisotropic etching in order to open a contact hole in the TFT area 103 .
  • aluminum is deposited thereon and pattering is performed thereto in order to form a source drain electrode 109 and a connection electrode 112 .
  • oxidized silicon is deposited thereon in order to form a second interlayer insulation film 111 .
  • the second interlayer insulation film for example, used may be an insulation film containing at least one element among boron, carbon, nitrogen, aluminum, silicon, phosphorus, ytterbium, samarium, erbium, yttrium, gadolinium, dysprosium, neodymium, and so on.
  • a display element group described later is formed thereon.
  • the center area of the TFT substrate 100 structured as described above is the display area to which the display element group is disposed.
  • the light emitting element 120 of red emission, green emission and blue emission as the display element is arranged in a matrix with these three colors as a single pixel.
  • Each of the emitted lights of the respective light emitting elements 120 is emitted outside via the glass substrate 101 .
  • light may also be abstracted from the side opposite the TFT substrate 100 .
  • the layers above the light emitting layer is structured of material having high optical transmittance.
  • a bank layer 113 is formed between the respective light emitting elements and at the periphery of the display area. This bank layer 113 may be formed, for instance, by patterning an organic material film such as a photoresist.
  • the light emitting element 120 is structured from a transparent (ITO) positive electrode 121 , an organic EL layer/electron hole transport layer 122 , a negative electrode (common electrode) 123 , and so on.
  • the negative electrode 123 has a two-layer structure, and, for example, the lower layer is a calcium film 123 a and the upper layer is an aluminum film 123 b.
  • the negative electrode 123 a is formed across the respective light emitting elements 120 , the bank layers mutually between the respective light emitting elements 120 , and the bank layer 113 at the periphery of the display area, and, the contact with the upper layer negative electrode 123 b is secured thereby.
  • the upper layer negative electrode 123 b also functions as a wiring film, and is connected to the wiring film 107 in the area at the lower part of the sealing portion 202 .
  • the luminous efficiency can be improved by making the negative electrode 123 a, which is in contact with the organic EL layer/electron hole transport layer 122 , a calcium film, and, by covering the calcium film 123 a in its entirety with the upper layer aluminum film 123 b, low-resistance wiring and gas barrier (erosion prevention) are sought.
  • this may also employ an organic EL element structure where an electron injection layer or an electron transport layer is additionally disposed on the light emitting layer (organic EL layer/electron hole transport layer), or a laminate of such electron injection layer and electron transport layer may be additionally disposed thereon.
  • the top face of the substrate 100 structured as described above is sealed with a sealing substrate 200 having a cross inverted concave shape.
  • This sealing substrate 200 is structured, for instance, from metal, glass, ceramic, plastic or the like, and comprises a tabular sealing plate 201 , a protrusive sealing portion 202 formed around the periphery at the bottom face of this sealing plate, and a drying agent (material) 203 .
  • the drying agent 203 adsorbs the water vapor or oxygen gas infiltrating inside.
  • Nitrogen gas as the inert gas is filled between the TFT substrate 100 and the sealing substrate 200 , and both substrates 100 and 200 are joined at the sealing portion 202 via an adhesive 301 as the joining means.
  • the adhesive may be suitably selected from those having thermosetting properties or ultraviolet curing properties, in particular, those having low permeability against gas such as water vapor are employed.
  • the substrate 100 is provided with a margin a for placing the sealing substrate 200 .
  • width d of the sealing portion 202 of the sealing substrate 200 is set to a suitable width (corresponds approximately to width b of the portion of only the adhesive 301 and the connection width c of the vertical wirings) for the adhesive 301 to prevent the infiltration of gas.
  • this width (width d of the adhesive 301 ) is made to be 1 mm or more so as to secure a long infiltration length of the outside atmosphere, whereby the infiltration of water vapor and oxygen gas from the adhesive layer will become difficult.
  • the film thickness of the adhesive 301 is made to be 20 ⁇ m or less so as to reduce the contact face of the adhesive 301 and outside atmosphere, whereby the infiltration of gas will become difficult. This will also suppress the deterioration of elements sealed inside.
  • the negative electrode film 123 b is placed within the area at the lower part of this sealing portion 202 in an amount corresponding to the vertical connection width c, and connected to the wiring 107 of the substrate 100 via the ITO film 121 and the source drain electrode film 112 .
  • the ITO film 121 has a first edge 121a and a second edge 121b.
  • the ITO film 121 has a second plane 121c and a third plane 121d.
  • the second interlayer insulation film 111 has a fourth plane 111a and a fifth plane 111b.
  • the first interlayer insulation film 110 has planes at an upper surface and a lower surface.
  • the data line of the substrate 100 is connected to the electrode 121 of the substrate end, and connected to a wiring tape 402 via an anisotropic conductive film 303 .
  • the data driver IC 401 for driving the respective data lines is bonded in the middle of this wiring tape.
  • a part of the negative electrode 123 is also placed into the sealing portion 202 at the lower part of the substrate 100 .
  • FIG. 4 shows a general joining example (comparative example) of the TFT substrate 100 and the sealing substrate 200 .
  • the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.
  • a mounting margin a upon mounting the sealing substrate 200 on the TFT substrate 100 and a margin d of the adhesive 301 for preventing the infiltration of gas and securing reliability of sealing are secured outside the connection area c of the negative electrode 123 and the substrate wiring 107 .
  • the distance from the end of the TFT substrate 100 to the connection area c is mounting margin a+margin d of adhesive 301 +connection area c.
  • the negative electrode 123 or the connection area c of the negative electrode 123 and the wiring 107 is placed into the lower part area (width d) of the sealing portion 202 .
  • the distance from the end of the TFT substrate 100 to the connection area is mounting margin a+margin d of adhesive 301 .
  • Margin d of the adhesive 301 will be approximately b+c, and the dimension of the non-display area will be reduced in an amount corresponding to the margin c of the wiring connection portion.
  • the lower part area of the sealing portion 202 is formed, as shown in FIG. 5(a) , to be practically flat, or such that the unevenness does not change.
  • FIG. 5(a) and FIG. 5(b) the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.
  • x represents the connection width of the power source wiring 107 and the common electrode film 123
  • y represents the misalignment between the power source wiring 107 and the common electrode film 123
  • z represents the sealing margin under the sealing area at the periphery of the foregoing connection area.
  • the power source wiring 107 of the TFT substrate 100 at the lower part area of the sealing portion 202 is formed to be relatively broad and flat.
  • the power source wiring 107 is, as shown in FIG. 1 , disposed at the periphery of the substrate 100 so as not to intersect with other wirings. Thereby, the generation of unevenness arising from the intersecting of wirings is avoided as much as possible, and the power source wiring 107 is formed to be flat.
  • the aluminum film 112 and ITO film 121 are formed flatly thereon and aluminum of the common electrode film 123 is further deposited on the flat face 1 of these conductive films in order to realize electrical connection with the negative electrode of the light emitting element 120 .
  • the top face (insulation film 111 ) m of the substrate 100 at the peripheral side of this connection area is also formed to be flat.
  • the misalignment y between the power source wiring 107 and the common electrode film 123 is made to be 0.
  • the width of the power source wiring 107 and the connection width of the common electrode 123 are coincided to minimize wiring resistance, and, as a result, the waste of measurement in the width direction can be avoided.
  • the conductive portion (vertical conductive portion) x of the power source wiring film 107 and the common electrode 123 is formed to be flat, and the sealing area z of the periphery thereof is also made to be a flat area.
  • Vertical conduction is carried out with certainty, unevenness of the film end portion after forming the common electrode film 123 is evenly formed, and height of the vertical conductive portion is aligned at the TFT substrate 100 side so as to prevent the sealing conditions from changing in the vertical conductive area portion.
  • the stress applied to the sealing portion from can sealing can be made uniform.
  • FIG. 6(a) to FIG. 6(d) are process charts for explaining the manufacturing process of the display device 1 according to the first embodiment.
  • the TFT substrate 100 is formed.
  • a silicon nitride film is deposited on the glass substrate 101 with the CVD method in order to form the protective film 102 .
  • Silicon is deposited thereon with the CVD method.
  • low-concentration impurities are injected therein, and thermal processing of laser annealing is performed thereto in order to form the polysilicon film 103 .
  • Pattering is performed to this polysilicon film 103 in order to form the TFT area 130 .
  • the gate insulation film 104 formed from oxidized silicon is deposited thereon with the CVD method.
  • Aluminum is deposited thereon with the sputtering method and patterning is performed thereto in order to form organic EL driving power source wiring films 105 and 106 , the organic EL negative electrode wiring layer 107 , and the gate wiring film 108 of the TFT 130 .
  • a mask is used to inject high-concentration ion into the source drain area of the TFT area 103 , and the impurities are activated with thermal processing.
  • oxidized silicon is deposited thereon with the CVD method in order to form the first interlayer insulation film 110 .
  • a contact hole mask is used to perform anisotropic etching to this interlayer insulation film 110 in order to open a contact hole in the source drain area of the TFT area 103 .
  • aluminum is deposited thereon and pattering is performed thereto in order to from the source drain electrode 109 and the connection electrode 112 .
  • oxidized silicon is deposited thereon in order to form the second interlayer insulation film 111 .
  • Etching is performed to the interlayer insulation film 111 on the wiring film 107 in order to expose the aluminum film 112 .
  • ITO is deposited thereon with the sputtering method, and pattering is performed thereto in order to form the positive electrode 121 of the light emitting element 120 .
  • the ITO film 121 is also deposited on the aluminum film 112 on the wiring film 107 in order to adjust the film thickness of the connection area and to prevent oxidization of the aluminum surface.
  • a photosensitive organic resin film is applied with the spin coating method, and pattering is performed thereto in order to form the bank layer 113 in which the positive electrode (ITO) 121 of the light emitting element is exposed at the bottom part of the groove.
  • This bank layer 113 separates the respective light emitting elements.
  • the EL layer 122 is formed on the positive electrode 121 with the inkjet method.
  • the EL layer 122 is structured, for example, from a light emitting layer, electron transport layer, electron injection layer, hole injection layer, hole transport layer, and so on.
  • Calcium 123 a for instance, is patterned on these light emitting elements 120 with vacuum deposition, and patterning is further performed thereto by evaporating the aluminum 123 b.
  • Calcium 123 a and aluminum 123 b structure the negative electrode (common electrode) 123 of the light emitting element 120 .
  • the aluminum film 123 b is spread out to the periphery of the substrate 101 as the common electrode 123 , and is connected to the wiring film 107 via the ITO film 121 and the aluminum film 112 at the margin c of the wiring connection portion (c.f. FIG. 2 ).
  • an adhesive or sealant 301 is applied to the portion including the wiring film 107 at the periphery of the TFT substrate 100 , and the sealing substrate 200 having an inverted concave shape with protrusions 202 at the periphery thereof is bonded under an inert gas atmosphere such as nitrogen gas.
  • a drying agent is disposed inside the sealing substrate 200 , and adsorbs the moisture or oxygen infiltrating inside.
  • the adhesive preferably used is an insulation material that does not permeate oxygen or moisture, and photo-curing resin or thermosetting resin may be used.
  • epoxy resin or acrylate resin may be used.
  • the display device is formed as described above.
  • FIG. 7 and FIG. 8 The second embodiment is illustrated in FIG. 7 and FIG. 8 .
  • the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.
  • a flat substrate is used as the sealing substrate 200 .
  • the sealing substrate 200 preferably employed may be a glass plate, aluminum plate, stainless plate, acryl plate, ceramic plate, and so on.
  • the adhesive 301 is used to fill the entire gap between the TFT substrate 100 and the sealing substrate 200 so as to join (bond) the two substrates. Even in this case also, the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame width can be narrowed, and, infiltration of gas into the bank layer 113 can be prevented as a result of placing the resin film 113 , which has relatively high moisture permeability, away from the adhesive 301 .
  • FIG. 9(a) to FIG. 9(d) are process charts for explaining the manufacturing process of the display device 1 according to the second embodiment.
  • the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.
  • FIG. 9(a) to FIG. 9(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c) .
  • the adhesive 301 is applied to the top face of the TFT substrate 100 with the spin coating method, ink-jet method or transcription roller to achieve a suitable film thickness.
  • the sealing substrate 200 is bonded on top of this adhesive film while being aligned with the TFT substrate 100 .
  • the adhesive 301 may also be applied to the sealing substrate 200 for bonding with the TFT substrate 100 . Further, after aligning the sealing substrate 200 and the TFT substrate 100 , an adhesive may be infiltrated inside from the peripheral gaps with the capillary phenomenon.
  • FIG. 10 and FIG. 11 The third embodiment is illustrated in FIG. 10 and FIG. 11 .
  • the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.
  • a multilayer thin film 210 is formed instead of the sealing substrate 200 .
  • Japanese Patent Laid-Open Publication No. 2000-223264 proposes a laminate film of an inorganic passivation sealing film and resin sealing film as the sealing film.
  • the multilayer thin film 210 is formed on the TFT substrate 100 , and covers the negative electrode 123 in its entirety.
  • the multilayer thin film may adopt the various structures; for instance, the structure of an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on.
  • the inorganic material for example, ceramic materials such as SiO 2 , SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules.
  • the polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing.
  • the negative electrode 123 is connected to the power source wiring 107 at the end side of the substrate 100 .
  • the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame can be narrowed.
  • FIG. 12(a) to FIG. 12(d) are process charts for explaining the manufacturing process of the display device 1 according to the third embodiment.
  • the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.
  • FIG. 12(a) to FIG. 12(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c) .
  • a highly airtight protective film 210 is used to cover the TFT substrate 100 so as to prevent the negative electrode 123 from being exposed to the outside air, and patterning is performed to the periphery thereof in order to enable separation of the substrate.
  • the protective film 210 is preferably a multilayer thin film. As described above, the multilayer thin film may be formed by laminating an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on.
  • the inorganic material for example, ceramic materials such as SiO 2 , SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules.
  • the polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing.
  • FIG. 13 illustrates the fourth embodiment of the present invention.
  • an example is illustrated where dummy pixels are further added to the display area of the display device of the foregoing first to third embodiments.
  • Gas infiltrated inside the display device will penetrate within the film and affect the display area from the display elements on the peripheral side.
  • influence of the infiltrated gas to the screen display is alleviated.
  • the applied film can be formed evenly when a luminous material is applied with the inkjet method.
  • minute ink (material) droplets are discharged from the nozzle, and, after the start of such discharge, time is required for the discharged rate to become stable.
  • the coating film of the respective light emitting elements can be made uniform.
  • the mask deposition method may also be employed instead of the inkjet method for forming the luminous body. Further, the inkjet method and mask deposition method may be used in combination.
  • FIG. 14 to FIG. 17 illustrate yet other embodiments of the present invention.
  • the components corresponding to those illustrated in FIG. 1 are given the same reference numerals, and the explanation of such components is omitted.
  • the TFT substrate and the sealing substrate are placed together and sealed at the periphery of the substrates, one or more sides, or all of the sides of the periphery of the TFT substrate are narrowed.
  • the power source wiring 107 and the common electrode (negative electrode) 123 are connected at the three sides (upper side, left side, right side) of the square (polygonal) substrate 100 , narrowing of the frame is sought by sealing the outside areas thereof, and the driver IC (external circuit) is connected with the wiring tape 402 at one side (lower side).
  • the driver IC external circuit
  • wiring resistance can be reduced up to the common electrode 123 with the connection at three sides, and, since one side can be dedicated to connection with the external circuit, the frame of the overall display device module can be narrowed in a well-balanced manner.
  • the power source wiring 107 and the common electrode (negative electrode) 123 are connected at one side (lower side) of the substrate 100 , and sealing is performed at the outside area thereof.
  • the common electrode 123 and the wiring film 107 are connected at only one side, it is difficult to narrow the frame since a sufficient conductive area (vertical conductive area) must be secured between the common electrode 123 and the wiring film 107 with this one side. Nevertheless, since the wiring with the common electrode 123 will no longer be necessary at the other three sides, the frame portion of such three sides can be narrowed significantly. This kind of structure is effective in cases as with a display device of a portable telephone wherein the module may be elongated in a certain direction, but is restricted in other directions.
  • the common electrode 123 and the wiring film 107 are connected at two sides (left side and right side) of the substrate 100 , and sealing is performed respectively to the outside areas thereof.
  • this is effective when driving the odd number lines from the top and driving the even number lines from the bottom, and a large capacity (large screen) display is enabled by mounting numerous driver ICs.
  • the reduction of wiring resistance comparable with the case of connecting the common electrode 123 and the wiring film 107 at three sides as depicted in FIG. 14 may be sought.
  • the common electrode 123 and the wiring film 107 are connected at four sides (upper side, lower side, left side, right side) of the substrate 100 , and sealing is performed respectively to the outside areas thereof. Then, a pullout wiring is formed via the insulation film at the lower part of the wiring for seeking conductivity between the common electrode 123 and the wiring film 107 with the multilayer wiring film, and this wiring is connected with an external circuit. Moreover, the conductive area for connecting the common electrode 123 and the wiring film 107 may be separated into a plurality of blocks, and a pullout wiring may be disposed between the mutual blocks. According to this kind of structure, sufficient reduction of wiring resistance required for realizing a large-size high resolution display can be attained.
  • the frame area of the display unit can be reduced.
  • the bank layer 113 is positioned to be further inside the substrate than the connection area (c) of the common electrode 123 and the substrate wiring 107 , it is possible to prevent gas from directly penetrating within the bank layer 113 from the connection portion (b+c) of the substrate 100 and the sealing substrate (or sealing film) 200 . Thereby, influence on the light emitting element 120 will be minimal even upon employing a resin (such as a photoresist), which can be processed easily, as the bank layer 113 .
  • a resin such as a photoresist
  • FIG. 18 is a perspective view showing the structure of this personal computer.
  • the personal computer 1100 is structured from a main body 1104 comprising a keyboard 1102 , and a display device unit comprising the foregoing display device 1106 .
  • FIG. 19 is a perspective view showing the structure of this portable telephone.
  • the portable telephone 1200 comprises a plurality of operation buttons 1202 , an earpiece 1206 , a mouthpiece 1024 , and the foregoing display device 1208 .
  • FIG. 20 is a perspective view showing the structure of this digital still camera, and also briefly shows the connection with external equipment.
  • the digital still camera 1300 generates image signals by performing photoelectric conversion to the optical image of the photographic subject with visual elements of a CCD (Charge Coupled Device) or the like.
  • the foregoing display device 1304 is provided to the back face of the case 1302 of this digital still camera 1300 , and is structured to conduct display based on the visual signals from the CCD.
  • the display device 1304 functions as a finder for displaying the photographic subject.
  • a light receiving unit including the likes of an optical lens or CCD is provided to the observation side of the case 1302 .
  • this digital still camera 1300 also comprises a video signal output terminal 1312 and a data transmission I/O terminal 1314 at the side face of the case 1302 .
  • a television monitor 1330 is connected to the video signal output terminal 1312 and a personal computer 1340 is connected to the data transmission I/O terminal 1314 , respectively, as necessary.
  • the structure is such that the visual signal stored in the memory of the circuit substrate 1308 is output to the television monitor 1330 or the computer 1340 .
  • FIG. 21 is a perspective view showing the structure of an electronic book as an example of the electronic device according to the present invention.
  • reference numeral 1400 represents the electronic book.
  • the electronic book 1400 comprises a book-shaped frame 1402 and a cover 1403 capable of opening and closing this frame 1402 .
  • a display device 1404 is provided to the frame 1402 in a state where its display face is exposed to the surface thereof, and, an operation unit 1405 is also provided thereto.
  • a controller, counter, memory and so on are built in the frame 1402 .
  • the display device 1404 comprises a pixel portion to which display elements are disposed and an integrated peripheral circuit that is provided integrally with such pixel portion.
  • the peripheral circuit comprises a decoder scan driver and data driver.
  • the electronic device in addition to the personal computer of FIG. 18 , the portable telephone of FIG. 19 , the digital still camera of FIG. 20 and the electronic book of FIG. 21 , electronic paper, liquid crystal televisions, view-finding or monitor-viewing video tape recorders, car navigation devices, pagers, electronic notebooks, calculators, word processors, workstations, television phones, OS terminals, devices comprising a touch panel and so on also apply.
  • the foregoing display device may be employed as the display unit of the respective electronic devices described above.
  • the display device according to the present invention is not limited to the organic EL display device of the embodiments.
  • the substrate is not limited to the TFT substrate of the embodiments.
  • the present invention can also be employed in a passive substrate.
  • an adhesive was used as the joining means in the embodiments, it is not limited thereto. Other methods, for instance, joining with supersonic waves or lasers may also be employed.
  • the width of the frame which is the non-display area at the periphery of the display area, can be narrowed.

Landscapes

  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

An object of the present invention is to provide a display device capable of narrowing the area of the frame. In order to achieve this object, the display device according to the present invention has a substrate having a plurality of arranged display elements and a wiring layer of a power source on the peripheral side; a bank layer for mutually separating the display elements; an electrode layer for covering the plurality of display elements and the bank layer; and a sealing substrate for further covering the electrode layer by joining the peripheral portion of the substrate and the sealing portion circling around the periphery via a joining element such as an adhesive; wherein the periphery of the sealing substrate is positioned inside the periphery of the substrate, and the peripheral portion of the electrode layer is connected to the wiring of the power source within the sealing portion.

Description

This is a divisional application of U.S. application Ser. No. 10/341,392, filed on Jan. 14, 2003 now U.S. Pat. No. 7,038,377.This is one of four reissue applications of U.S. Pat. No. 7,190,116. The present Reissue Application is a divisional reissue of Reissue application Ser. No. 13/020,533 filed Feb. 3, 2011 now U.S. Pat. No. Re. 43,738, which is a continuation reissue of Reissue application Ser. No. 12/404,057 filed Mar. 13, 2009 now U.S. Pat. No. Re. 42,215. U.S. Pat. No. 7,190,116 issued from U.S. patent application Ser. No. 11/025,948 filed Jan. 3, 2005, which is a Divisional Application of U.S. Pat. No. 7,038,377, which issued from U.S. patent application Ser. No. 10/341,392 filed Jan. 14, 2003. Reissue Continuation application Ser. No. 13/923,911 was filed based on the present Reissue Application on Jun. 21, 2013.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention pertains to a flat, panel-type display device, and in particular to an invention of a display device capable of narrowing the so-called frame, which is the non-display area at the periphery of a display unit.
2. Description of the Related Art
There has been provided a display device that forms screens of text, images or video pictures by arranging a plurality of display elements and controlling the status of the respective display elements. An example of this would be an electro-optic device such as a liquid crystal display device or an organic EL display device. With this kind of display device, deterioration of components is prevented by hermetically sealing a substrate and another substrate, or a substrate and a sealing member.
For instance, with an organic EL display device, the peripheral gas infiltrating within the device influences the life duration of the organic EL light emitting element. In particular, moisture (water vapor) and oxygen deteriorate metal electrodes, and complicate the prolonged operation of the light emitting element. Thus, a substrate having formed thereon an array of the organic EL display element is sealed with the likes of a metal can, waterproof plastic package or protective film to acquire gas barrier property against water vapor and oxygen.
Nevertheless, when forming the likes of a sealing metal can or sealing protective film on a display element substrate with display elements formed thereon, space is required for connecting the sealing metal can or sealing protective film to the display element substrate. Moreover, in order to secure the foregoing gas barrier property, a prescribed amount of connection width (connection space) also becomes necessary. Since the sealing of the display element substrate is conducted at the periphery of this substrate, a so-called frame that is not utilized as a display area arises at such periphery. This complicates the miniaturization and unrestricted design of devices such as portable telephone devices and portable information devices mounted with a display device.
Accordingly, an object of the present invention is to provide a display device capable of narrowing the area of the frame.
Moreover, another object of the present invention is to provide a display device in which the gas barrier property does not deteriorate even upon narrowing the area of the frame.
SUMMARY OF THE INVENTION
In order to achieve the foregoing objects, the display device according to the present invention comprises: a substrate having a plurality of display elements separated with a bank layer, and a wiring layer; an electrode layer for covering the plurality of display elements and the bank layer; and a sealing substrate for covering the substrate by joining at least the peripheral sealing area of the substrate; wherein the wiring layer is formed at a part of the sealing area of the substrate; and the peripheral portion of the electrode layer is connected to the wiring layer within the sealing area.
According to the foregoing structure, since a part of the sealing area of the substrate can be utilized as the connection area of the electrode and wiring, the size of the sealing substrate can be reduced while securing the connection width necessary for gas barrier or the like, and the portion that is the structural element of the frame of the display device is thereby reduced in size.
Preferably, the electrode layer is a common electrode (negative electrode or positive electrode) of the respective display elements.
Preferably, the common electrode layer is formed to include at least two types of electrode layers in which one is a lower layer positioned on the display element side and the other is an upper layer positioned thereon; and the upper electrode layer is formed from material having superior gas barrier property or anti-environmental property in comparison to the upper electrode layer. Thereby, deterioration of the lower electrode layer can be suppressed. Moreover, a film with favorable luminous efficiency (or operational efficiency) can be used as the lower electrode layer.
Preferably, the lower electrode layer is formed to cover the plurality of display elements in their entirety and at least a part of the bank layer, but away from the sealing portion of the sealing substrate; and the upper electrode (layer) is formed to cover the lower (part) electrode layer in its entirety and to reach inside the sealing portion of the sealing substrate. Thereby, the lower electrode layer will be away from the joining portion where gas may infiltrate, and it will thereby be possible to suppress the deterioration of the lower electrode layer. Moreover, a film with favorable luminous efficiency can be used as the lower electrode layer.
Preferably, the sealing substrate includes a protrusive sealing portion so as to circle around the periphery of the sealing substrate opposite to the sealing area of the substrate. Thereby, a hollow sealing substrate (having a concave cross section) may be used for sealing the substrate.
Preferably, the top face of the wiring layer of the substrate is formed flatly, and the electrode layer is laminated thereon and connected electrically. Thereby, conduction of the wiring layer and electrode layer can be sought with certainty.
Preferably, the face of the substrate opposite the sealing portion of the sealing substrate is also formed flatly. Thereby, the stress applied to the sealing portion of the substrate can be made uniform.
Preferably, multilayer thin films are used instead of the sealing substrate for sealing. Thereby, a flexible film-like display device can be realized.
Preferably, the size of the sealing area of the substrate is determined with the margin necessary in securing the gas barrier property or anti-environmental property of the joining means, and the connection area of the electrode layer and the wiring layer is included in the margin. Thereby, reliability can be secured and the frame of the display device can be narrowed.
Preferably, the joining means includes an adhesive film, and the film thickness of the adhesive film does not exceed 20 μm. Moreover, the width of the adhesive film is at least 1 mm or more. Thereby, the contact face with outside atmosphere can be reduced, the infiltration length of outside atmosphere can be secured considerably, and the deterioration of the sealed element can be suppressed thereby.
Preferably, the periphery of the sealing substrate is positioned inside the periphery of the substrate in an amount corresponding to the margin upon mounting the sealing substrate on the substrate. Thereby, the sealing substrate can be mounted on the substrate with ease.
Moreover, preferably, the periphery of the sealing substrate is positioned inside the periphery of the substrate in an amount corresponding to at least the scribe margin upon dividing the substrate. Thereby, space necessary for separating and cutting the display after assembly is secured.
Preferably, the sealing substrate is structured from a flat substrate. Thereby, sealing can be performed more easily.
Preferably, the bank layer is not positioned within the sealing area of the substrate. Thereby, since the bank layer will be away from the sealing area, the bank layer may be formed from an organic material having high moisture permeability.
Preferably, the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are connected at one side of this substrate. Thereby, since it will no longer be necessary to lay wiring with the electrode layer in the other sides (or three sides), such other sides (or three sides) can be narrowed. This kind of structure is effective in cases as with a display device of a portable telephone wherein the module may be elongated in a certain direction, but is restricted in other directions.
Preferably, the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at two sides of this substrate. This kind of structure is effective in cases of installing a plurality of driver ICs in order to reduce wiring resistance up to the electrode and displaying large volumes of data.
Preferably, the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at three sides of this substrate. This kind of structure is capable of sufficiently reducing the wiring resistance up to the electrode through connection at such three sides, and seeking the connection with an external circuit with one side.
Preferably, the substrate is a polygonal or a square substrate, and the electrode layer and the wiring layer are respectively connected at four sides of this substrate. This kind of structure is preferable in cases of reducing the wiring resistance as much as possible, which becomes necessary when realizing a large-sized high resolution display device. Here, a pullout wiring may be formed via an insulation film below the power source wiring layer, or the connection area of the electrode layer and power source wiring layer may be divided into a plurality of blocks, and the pullout wiring may be disposed collectively between the mutual blocks.
Preferably, dummy display elements are disposed around the periphery of the area where the plurality of display elements is arranged. Thereby, substantial influence on the display elements is alleviated. Moreover, application (amount of application) of the display element material with the inkjet system can be made uniform.
Preferably, the display element is an organic EL element. The lower electrode layer is calcium and the upper electrode layer is aluminum.
Preferably, the bank layer is formed from resin material. Color mixture can be prevented since a bank layer exists between the display elements.
Preferably, the display device is employed in electronic devices such as a digital camera, personal computer, flat-panel television, portable information terminal device, portable telephone device, electronic book, and the like. Thereby, various devices with minimal excess non-display areas (frame) at the periphery of the display device are obtained.
The manufacturing method of a display device according to the present invention comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the top (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; a joining material application step of applying joining material to the sealing area of the substrate; and a sealing step of joining a sealing substrate having a circular sealing portion at the sealing area of the substrate with the joining material and sealing the substrate.
According to the foregoing structure, the frame of the display device can be narrowed.
Preferably, the joining material application step applies the joining material on the connection area of the common electrode layer and the wiring layer formed within the sealing area of the substrate and to the remaining sealing area (other than the foregoing area). Thereby, the sealing area between the substrate and the sealing substrate can be sealed with the required joining material.
Moreover, the manufacturing method of a display device according to the present invention comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the top (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; a joining material application step of applying joining material to the sealing area of the substrate and the common electrode layer; and a sealing step of joining a sealing substrate covering the sealing area of the substrate and the common electrode layer with the joining material and sealing the substrate.
According to the foregoing structure, the frame of the display device can be narrowed.
Moreover, the manufacturing method of a display device according to the present invention comprises: a step of forming at least a wiring layer at a part of the sealing area established inside the periphery of the substrate to which an electrical circuit is to be formed; a step of forming an element separation layer comprising a plurality of grooves for mutually separating the plurality of display elements excluding the upper (face) of the wiring layer of the substrate; a step of forming the display elements to each of the plurality of grooves of the element separation layer; a step of forming a common electrode layer on the plurality of display elements, the display separation layer, and the wiring layer, respectively; and a sealing step of forming a multilayer film on the substrate for covering the sealing area and the common electrode layer and sealing the substrate.
Preferably, the multilayer film contains a film that prevents the permeation of water or gas.
Preferably, the common electrode layer is formed to include at least two types of electrode layers in which one is a lower layer positioned on the display element side and the other is an upper layer positioned thereon; and the upper electrode layer is formed from material having superior gas barrier property or anti-environmental property in comparison to the lower electrode layer. Thereby, deterioration of the light emitting element can be prevented.
Preferably, the lower electrode layer is formed to cover the plurality of display elements in their entirety and at least a part of the bank layer, but away from the sealing portion of the sealing substrate; and the upper electrode layer is formed to cover the lower electrode layer in its entirety and to reach inside the sealing portion of the sealing substrate. Thereby, deterioration of the lower electrode layer can be prevented.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a plan view for explaining the first embodiment of the display device according to the present invention;
FIG. 2 is a cross section along section A-B of FIG. 1 for explaining the first embodiment (example of employing a sealing substrate) of the display device according to the present invention;
FIG. 3 is a cross section along section C-D of FIG. 1 for explaining the first embodiment of the display device according to the present invention;
FIG. 4 is an explanatory diagram for explaining the edge structure of a general display device (comparative example) for explaining the effect of the first embodiment;
FIG. 5(a) and FIG. 5(b) are explanatory diagrams for explaining the flatness in the sealing portion of the substrate periphery, wherein FIG. 5(a) illustrates a case when there is misalignment between the substrate wiring layers 121, 112, 107 and the common electrode 123, and FIG. 5(b) illustrates a case when there is no such misalignment;
FIGS. 6(a)-6(d) are process charts for explaining the manufacturing process of the display device according to the first embodiment;
FIG. 7 is a cross section along section A-B of FIG. 1 for explaining the second embodiment (example of adhering the entire face of the sealing substrate) of the display device according to the present invention;
FIG. 8 is a cross section along section C-D of FIG. 1 for explaining the second embodiment of the display device according to the present invention;
FIGS. 9(a)-9(d) are process charts for explaining the manufacturing process of the display device according to the second embodiment;
FIG. 10 is a cross section along section A-B of FIG. 1 for explaining the third embodiment (example of employing a multilayer sealing film) of the display device according to the present invention;
FIG. 11 is a cross section along section C-D of FIG. 1 for explaining the third embodiment of the display device according to the present invention;
FIGS. 12(a)-12(d) are process charts for explaining the manufacturing process of the display device according to the third embodiment;
FIG. 13 is a plan view for explaining the fourth embodiment (example of employing dummy pixels) of the display device according to the present invention;
FIG. 14 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at three sides of the substrate;
FIG. 15 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at one side of the substrate;
FIG. 16 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at two sides of the substrate;
FIG. 17 is an explanatory diagram for explaining an example of connecting the power source wiring and common electrode at four sides of the substrate;
FIG. 18 is an explanatory diagram for explaining an example of a portable personal computer employing the display device according to the present invention;
FIG. 19 is an explanatory diagram for explaining an example of a portable telephone device employing the display device according to the present invention;
FIG. 20 is an explanatory diagram for explaining an example of a digital camera employing the display device according to the present invention; and
FIG. 21 is an explanatory diagram for explaining an example of an electronic book employing the display device according to the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiments of the present invention are now explained with reference to the drawings.
FIG. 1 to FIG. 3 are explanatory diagram for explaining the first embodiment of the display device according to the present invention. FIG. 1 is a plan view schematically showing the display device. FIG. 2 is a cross section schematically showing the cross section along direction A-B of FIG. 1. FIG. 3 is a cross section schematically showing the cross section along direction C-D of FIG. 1. The same reference numerals are given to the components corresponding in the respective diagrams. Moreover, the display element area in the center of FIG. 2 is illustrated in a simplified manner.
The display device 1 of the first embodiment shows a case of an organic EL display device. When classified broadly, this display device 1 is structured from a TFT substrate 100 comprising a light emitting element array, a sealing substrate 200 for sealing the light emitting element array, a joining means 301 for joining the TFT substrate 100 and sealing substrate 200, a scan line driving unit 140 for driving the scan line of the TFT substrate 100, a data driver IC 401 for driving the data line of the TFT substrate 100, and so on.
The TFT substrate 100 is structured from a plurality of organic EL light emitting elements 120 arranged in a matrix, a TFT transistor 130 for driving such light emitting elements 120 or which functions as a switch, and so on. With the TFT substrate 100, a protective film 102 is formed on a glass substrate 101, silicon is deposited thereon, low-concentration impurities are injected therein and patterning is performed thereto in order to form a polysilicon TFT area 103. Moreover, the substrate 100 may also be a resin substrate. A gate insulation film 104 formed of oxidized silicon is deposited thereon with the CVD method. Aluminum is deposited thereon with the sputtering method and patterning is performed thereto in order to form organic EL driving power source wiring films 105 and 106, an organic EL negative electrode wiring layer 107, and a gate wiring film 108 of the TFT 130. Next, a mask is used to inject high-concentration ion into the source drain area of the TFT area 103, and oxidized silicon is deposited thereon in order to form a first interlayer insulation film 110. A contact hole mask is used to perform anisotropic etching in order to open a contact hole in the TFT area 103. Next, aluminum is deposited thereon and pattering is performed thereto in order to form a source drain electrode 109 and a connection electrode 112. Next, oxidized silicon is deposited thereon in order to form a second interlayer insulation film 111. In order to suppress the arrival of TFT deterioration factors such as metal ion and water at the TFT, as the second interlayer insulation film, for example, used may be an insulation film containing at least one element among boron, carbon, nitrogen, aluminum, silicon, phosphorus, ytterbium, samarium, erbium, yttrium, gadolinium, dysprosium, neodymium, and so on. A display element group described later is formed thereon.
The center area of the TFT substrate 100 structured as described above is the display area to which the display element group is disposed. The light emitting element 120 of red emission, green emission and blue emission as the display element is arranged in a matrix with these three colors as a single pixel. Each of the emitted lights of the respective light emitting elements 120 is emitted outside via the glass substrate 101. Moreover, light may also be abstracted from the side opposite the TFT substrate 100. Here, it is preferable that the layers above the light emitting layer is structured of material having high optical transmittance. In order to separate the respective light emitting elements and prevent color mixture, a bank layer 113 is formed between the respective light emitting elements and at the periphery of the display area. This bank layer 113 may be formed, for instance, by patterning an organic material film such as a photoresist.
The light emitting element 120 is structured from a transparent (ITO) positive electrode 121, an organic EL layer/electron hole transport layer 122, a negative electrode (common electrode) 123, and so on. The negative electrode 123 has a two-layer structure, and, for example, the lower layer is a calcium film 123a and the upper layer is an aluminum film 123b. The negative electrode 123a is formed across the respective light emitting elements 120, the bank layers mutually between the respective light emitting elements 120, and the bank layer 113 at the periphery of the display area, and, the contact with the upper layer negative electrode 123b is secured thereby. The upper layer negative electrode 123b also functions as a wiring film, and is connected to the wiring film 107 in the area at the lower part of the sealing portion 202. As described above, the luminous efficiency can be improved by making the negative electrode 123a, which is in contact with the organic EL layer/electron hole transport layer 122, a calcium film, and, by covering the calcium film 123a in its entirety with the upper layer aluminum film 123b, low-resistance wiring and gas barrier (erosion prevention) are sought. Moreover, this may also employ an organic EL element structure where an electron injection layer or an electron transport layer is additionally disposed on the light emitting layer (organic EL layer/electron hole transport layer), or a laminate of such electron injection layer and electron transport layer may be additionally disposed thereon.
The top face of the substrate 100 structured as described above is sealed with a sealing substrate 200 having a cross inverted concave shape. This sealing substrate 200 is structured, for instance, from metal, glass, ceramic, plastic or the like, and comprises a tabular sealing plate 201, a protrusive sealing portion 202 formed around the periphery at the bottom face of this sealing plate, and a drying agent (material) 203. The drying agent 203 adsorbs the water vapor or oxygen gas infiltrating inside.
Nitrogen gas as the inert gas is filled between the TFT substrate 100 and the sealing substrate 200, and both substrates 100 and 200 are joined at the sealing portion 202 via an adhesive 301 as the joining means. Although the adhesive may be suitably selected from those having thermosetting properties or ultraviolet curing properties, in particular, those having low permeability against gas such as water vapor are employed.
As shown in FIG. 2, the substrate 100 is provided with a margin a for placing the sealing substrate 200. Moreover, width d of the sealing portion 202 of the sealing substrate 200; that is, sealing area d of the substrate 100, is set to a suitable width (corresponds approximately to width b of the portion of only the adhesive 301 and the connection width c of the vertical wirings) for the adhesive 301 to prevent the infiltration of gas. For instance, this width (width d of the adhesive 301) is made to be 1 mm or more so as to secure a long infiltration length of the outside atmosphere, whereby the infiltration of water vapor and oxygen gas from the adhesive layer will become difficult. Moreover, the film thickness of the adhesive 301 is made to be 20 μm or less so as to reduce the contact face of the adhesive 301 and outside atmosphere, whereby the infiltration of gas will become difficult. This will also suppress the deterioration of elements sealed inside.
The negative electrode film 123b is placed within the area at the lower part of this sealing portion 202 in an amount corresponding to the vertical connection width c, and connected to the wiring 107 of the substrate 100 via the ITO film 121 and the source drain electrode film 112. As shown in FIG. 2, the ITO film 121 has a first edge 121a and a second edge 121b. Further, the ITO film 121 has a second plane 121c and a third plane 121d. In addition, the second interlayer insulation film 111 has a fourth plane 111a and a fifth plane 111b. Similarly, the first interlayer insulation film 110 has planes at an upper surface and a lower surface.
As shown in FIG. 3, the data line of the substrate 100 is connected to the electrode 121 of the substrate end, and connected to a wiring tape 402 via an anisotropic conductive film 303. The data driver IC 401 for driving the respective data lines is bonded in the middle of this wiring tape. A part of the negative electrode 123 is also placed into the sealing portion 202 at the lower part of the substrate 100.
FIG. 4 shows a general joining example (comparative example) of the TFT substrate 100 and the sealing substrate 200. In FIG. 4, the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.
In this example, a mounting margin a upon mounting the sealing substrate 200 on the TFT substrate 100 and a margin d of the adhesive 301 for preventing the infiltration of gas and securing reliability of sealing are secured outside the connection area c of the negative electrode 123 and the substrate wiring 107. The distance from the end of the TFT substrate 100 to the connection area c is mounting margin a+margin d of adhesive 301+connection area c. With this structure, the dimension of the non-display area at the periphery of the display device 1 is large.
Contrarily, with the structure of the first embodiment depicted in FIG. 2, the negative electrode 123 or the connection area c of the negative electrode 123 and the wiring 107 is placed into the lower part area (width d) of the sealing portion 202. The distance from the end of the TFT substrate 100 to the connection area is mounting margin a+margin d of adhesive 301. Margin d of the adhesive 301 will be approximately b+c, and the dimension of the non-display area will be reduced in an amount corresponding to the margin c of the wiring connection portion.
Moreover, with the structure of the first embodiment, the lower part area of the sealing portion 202 is formed, as shown in FIG. 5(a), to be practically flat, or such that the unevenness does not change. In FIG. 5(a) and FIG. 5(b), the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.
In FIG. 5(a) and FIG. 5(b), x represents the connection width of the power source wiring 107 and the common electrode film 123, y represents the misalignment between the power source wiring 107 and the common electrode film 123, and z represents the sealing margin under the sealing area at the periphery of the foregoing connection area.
As illustrated in these diagrams, the power source wiring 107 of the TFT substrate 100 at the lower part area of the sealing portion 202 is formed to be relatively broad and flat. The power source wiring 107 is, as shown in FIG. 1, disposed at the periphery of the substrate 100 so as not to intersect with other wirings. Thereby, the generation of unevenness arising from the intersecting of wirings is avoided as much as possible, and the power source wiring 107 is formed to be flat. The aluminum film 112 and ITO film 121 are formed flatly thereon and aluminum of the common electrode film 123 is further deposited on the flat face 1 of these conductive films in order to realize electrical connection with the negative electrode of the light emitting element 120. The top face (insulation film 111) m of the substrate 100 at the peripheral side of this connection area is also formed to be flat.
Preferably, as shown in FIG. 5(a), the misalignment y between the power source wiring 107 and the common electrode film 123 is made to be 0. Thereby, the width of the power source wiring 107 and the connection width of the common electrode 123 are coincided to minimize wiring resistance, and, as a result, the waste of measurement in the width direction can be avoided.
As described above, the conductive portion (vertical conductive portion) x of the power source wiring film 107 and the common electrode 123 is formed to be flat, and the sealing area z of the periphery thereof is also made to be a flat area. Vertical conduction is carried out with certainty, unevenness of the film end portion after forming the common electrode film 123 is evenly formed, and height of the vertical conductive portion is aligned at the TFT substrate 100 side so as to prevent the sealing conditions from changing in the vertical conductive area portion. Further, by securing a flat portion z at the peripheral portion z of the vertical conductive portion x, the stress applied to the sealing portion from can sealing can be made uniform.
FIG. 6(a) to FIG. 6(d) are process charts for explaining the manufacturing process of the display device 1 according to the first embodiment.
Foremost, as shown in FIG. 6(a), the TFT substrate 100 is formed. In other words, a silicon nitride film is deposited on the glass substrate 101 with the CVD method in order to form the protective film 102. Silicon is deposited thereon with the CVD method. Further, low-concentration impurities are injected therein, and thermal processing of laser annealing is performed thereto in order to form the polysilicon film 103. Pattering is performed to this polysilicon film 103 in order to form the TFT area 130. The gate insulation film 104 formed from oxidized silicon is deposited thereon with the CVD method. Aluminum is deposited thereon with the sputtering method and patterning is performed thereto in order to form organic EL driving power source wiring films 105 and 106, the organic EL negative electrode wiring layer 107, and the gate wiring film 108 of the TFT 130. Next, a mask is used to inject high-concentration ion into the source drain area of the TFT area 103, and the impurities are activated with thermal processing. Further, oxidized silicon is deposited thereon with the CVD method in order to form the first interlayer insulation film 110. A contact hole mask is used to perform anisotropic etching to this interlayer insulation film 110 in order to open a contact hole in the source drain area of the TFT area 103. Next, aluminum is deposited thereon and pattering is performed thereto in order to from the source drain electrode 109 and the connection electrode 112.
Next, as shown in FIG. 6(b), oxidized silicon is deposited thereon in order to form the second interlayer insulation film 111. Etching is performed to the interlayer insulation film 111 on the wiring film 107 in order to expose the aluminum film 112. ITO is deposited thereon with the sputtering method, and pattering is performed thereto in order to form the positive electrode 121 of the light emitting element 120. Moreover, the ITO film 121 is also deposited on the aluminum film 112 on the wiring film 107 in order to adjust the film thickness of the connection area and to prevent oxidization of the aluminum surface.
As shown in FIG. 6(c), a photosensitive organic resin film is applied with the spin coating method, and pattering is performed thereto in order to form the bank layer 113 in which the positive electrode (ITO) 121 of the light emitting element is exposed at the bottom part of the groove. This bank layer 113 separates the respective light emitting elements. Next, the EL layer 122 is formed on the positive electrode 121 with the inkjet method. The EL layer 122 is structured, for example, from a light emitting layer, electron transport layer, electron injection layer, hole injection layer, hole transport layer, and so on. Calcium 123a, for instance, is patterned on these light emitting elements 120 with vacuum deposition, and patterning is further performed thereto by evaporating the aluminum 123b. Calcium 123a and aluminum 123b structure the negative electrode (common electrode) 123 of the light emitting element 120. By making the negative electrode 123 a two-layer structure covered with the lower layer calcium layer 123a and the upper layer aluminum layer 123b, infiltration of moisture to the calcium film 123a is prevented (securement of gas barrier properties). The aluminum film 123b is spread out to the periphery of the substrate 101 as the common electrode 123, and is connected to the wiring film 107 via the ITO film 121 and the aluminum film 112 at the margin c of the wiring connection portion (c.f. FIG. 2).
Next, as shown in FIG. 6(d), an adhesive or sealant 301 is applied to the portion including the wiring film 107 at the periphery of the TFT substrate 100, and the sealing substrate 200 having an inverted concave shape with protrusions 202 at the periphery thereof is bonded under an inert gas atmosphere such as nitrogen gas. A drying agent is disposed inside the sealing substrate 200, and adsorbs the moisture or oxygen infiltrating inside. As the adhesive, preferably used is an insulation material that does not permeate oxygen or moisture, and photo-curing resin or thermosetting resin may be used. For example, epoxy resin or acrylate resin may be used.
The display device is formed as described above.
The second embodiment is illustrated in FIG. 7 and FIG. 8. In these diagrams, the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.
In the present embodiment, a flat substrate is used as the sealing substrate 200. As the sealing substrate 200, preferably employed may be a glass plate, aluminum plate, stainless plate, acryl plate, ceramic plate, and so on. The adhesive 301 is used to fill the entire gap between the TFT substrate 100 and the sealing substrate 200 so as to join (bond) the two substrates. Even in this case also, the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame width can be narrowed, and, infiltration of gas into the bank layer 113 can be prevented as a result of placing the resin film 113, which has relatively high moisture permeability, away from the adhesive 301.
FIG. 9(a) to FIG. 9(d) are process charts for explaining the manufacturing process of the display device 1 according to the second embodiment. In these diagrams, the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.
In this display device also, the processes of FIG. 9(a) to FIG. 9(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c).
As shown in FIG. 9(c), after the TFT substrate 100 is formed, the adhesive 301 is applied to the top face of the TFT substrate 100 with the spin coating method, ink-jet method or transcription roller to achieve a suitable film thickness. The sealing substrate 200 is bonded on top of this adhesive film while being aligned with the TFT substrate 100.
Moreover, the adhesive 301 may also be applied to the sealing substrate 200 for bonding with the TFT substrate 100. Further, after aligning the sealing substrate 200 and the TFT substrate 100, an adhesive may be infiltrated inside from the peripheral gaps with the capillary phenomenon.
The third embodiment is illustrated in FIG. 10 and FIG. 11. In these diagrams, the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.
In the present embodiment, a multilayer thin film 210 is formed instead of the sealing substrate 200. For example, Japanese Patent Laid-Open Publication No. 2000-223264 proposes a laminate film of an inorganic passivation sealing film and resin sealing film as the sealing film. The multilayer thin film 210 is formed on the TFT substrate 100, and covers the negative electrode 123 in its entirety. The multilayer thin film may adopt the various structures; for instance, the structure of an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on. As the inorganic material, for example, ceramic materials such as SiO2, SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules. The polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing. The negative electrode 123 is connected to the power source wiring 107 at the end side of the substrate 100. Even in this case also, the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame can be narrowed.
FIG. 12(a) to FIG. 12(d) are process charts for explaining the manufacturing process of the display device 1 according to the third embodiment. In these diagrams, the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.
In this display device also, the processes of FIG. 12(a) to FIG. 12(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c).
As shown in FIG. 12(c), after the TFT substrate 100 is formed, as shown in FIG. 12(d), a highly airtight protective film 210 is used to cover the TFT substrate 100 so as to prevent the negative electrode 123 from being exposed to the outside air, and patterning is performed to the periphery thereof in order to enable separation of the substrate. The protective film 210 is preferably a multilayer thin film. As described above, the multilayer thin film may be formed by laminating an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on. As the inorganic material, for example, ceramic materials such as SiO2, SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules. The polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing.
FIG. 13 illustrates the fourth embodiment of the present invention. In the present embodiment, an example is illustrated where dummy pixels are further added to the display area of the display device of the foregoing first to third embodiments.
Gas infiltrated inside the display device will penetrate within the film and affect the display area from the display elements on the peripheral side. Thus, by providing in advance dummy pixels that are not used in image display at the periphery of the display area, influence of the infiltrated gas to the screen display is alleviated. Moreover, as a result of providing dummy pixels at the periphery of the display area, the applied film can be formed evenly when a luminous material is applied with the inkjet method. In other words, with the inkjet method, minute ink (material) droplets are discharged from the nozzle, and, after the start of such discharge, time is required for the discharged rate to become stable. As a result of stabilizing the discharge rate at the dummy pixel portion, the coating film of the respective light emitting elements can be made uniform.
Moreover, the mask deposition method may also be employed instead of the inkjet method for forming the luminous body. Further, the inkjet method and mask deposition method may be used in combination.
FIG. 14 to FIG. 17 illustrate yet other embodiments of the present invention. In the respective diagrams, the components corresponding to those illustrated in FIG. 1 are given the same reference numerals, and the explanation of such components is omitted.
In these embodiments, although the TFT substrate and the sealing substrate are placed together and sealed at the periphery of the substrates, one or more sides, or all of the sides of the periphery of the TFT substrate are narrowed.
With the embodiment illustrated in FIG. 1 and FIG. 2, as shown in FIG. 14, the power source wiring 107 and the common electrode (negative electrode) 123 are connected at the three sides (upper side, left side, right side) of the square (polygonal) substrate 100, narrowing of the frame is sought by sealing the outside areas thereof, and the driver IC (external circuit) is connected with the wiring tape 402 at one side (lower side). According to this structure, wiring resistance can be reduced up to the common electrode 123 with the connection at three sides, and, since one side can be dedicated to connection with the external circuit, the frame of the overall display device module can be narrowed in a well-balanced manner.
With the embodiment illustrated in FIG. 15, the power source wiring 107 and the common electrode (negative electrode) 123 are connected at one side (lower side) of the substrate 100, and sealing is performed at the outside area thereof. In this example, since the common electrode 123 and the wiring film 107 are connected at only one side, it is difficult to narrow the frame since a sufficient conductive area (vertical conductive area) must be secured between the common electrode 123 and the wiring film 107 with this one side. Nevertheless, since the wiring with the common electrode 123 will no longer be necessary at the other three sides, the frame portion of such three sides can be narrowed significantly. This kind of structure is effective in cases as with a display device of a portable telephone wherein the module may be elongated in a certain direction, but is restricted in other directions.
With the embodiment illustrated in FIG. 16, the common electrode 123 and the wiring film 107 are connected at two sides (left side and right side) of the substrate 100, and sealing is performed respectively to the outside areas thereof. When providing the wiring tape 402 to either side (upper side and lower side) facing each other, respectively, in order to install an external circuit, for instance, this is effective when driving the odd number lines from the top and driving the even number lines from the bottom, and a large capacity (large screen) display is enabled by mounting numerous driver ICs. Moreover, with this structure, the reduction of wiring resistance comparable with the case of connecting the common electrode 123 and the wiring film 107 at three sides as depicted in FIG. 14 may be sought.
With the embodiment illustrated in FIG. 17, the common electrode 123 and the wiring film 107 are connected at four sides (upper side, lower side, left side, right side) of the substrate 100, and sealing is performed respectively to the outside areas thereof. Then, a pullout wiring is formed via the insulation film at the lower part of the wiring for seeking conductivity between the common electrode 123 and the wiring film 107 with the multilayer wiring film, and this wiring is connected with an external circuit. Moreover, the conductive area for connecting the common electrode 123 and the wiring film 107 may be separated into a plurality of blocks, and a pullout wiring may be disposed between the mutual blocks. According to this kind of structure, sufficient reduction of wiring resistance required for realizing a large-size high resolution display can be attained.
As described above, according to the respective embodiments of the present invention, since the display device is assembled such that the connection area (c) of the common electrode (negative electrode) 123 and the substrate wiring 107 is included within the sealing margin (b+c), the frame area of the display unit can be reduced.
Moreover, since the bank layer 113 is positioned to be further inside the substrate than the connection area (c) of the common electrode 123 and the substrate wiring 107, it is possible to prevent gas from directly penetrating within the bank layer 113 from the connection portion (b+c) of the substrate 100 and the sealing substrate (or sealing film) 200. Thereby, influence on the light emitting element 120 will be minimal even upon employing a resin (such as a photoresist), which can be processed easily, as the bank layer 113.
Moreover, as a result of placing the calcium electrode 123a away from the connection area (c) of the electrode 123a and the substrate wiring 107, erosion of the calcium electrode 123a due to infiltration of oxygen or water vapor gas can be prevented.
Next, electronic devices comprising the display device according to the present invention are described below. The present invention, however, shall in no way be limited to these exemplifications.
<Mobile Computer>
Foremost, an example employing the display device pertaining to the foregoing embodiments in a mobile personal computer is explained. FIG. 18 is a perspective view showing the structure of this personal computer. In FIG. 18, the personal computer 1100 is structured from a main body 1104 comprising a keyboard 1102, and a display device unit comprising the foregoing display device 1106.
<Portable Phone>
Next, an example of employing the display device pertaining to the foregoing embodiments in the display unit of a portable telephone is explained. FIG. 19 is a perspective view showing the structure of this portable telephone. In FIG. 19, the portable telephone 1200 comprises a plurality of operation buttons 1202, an earpiece 1206, a mouthpiece 1024, and the foregoing display device 1208.
<Digital Still Camera>
An example of employing the display device pertaining to the foregoing embodiments in the finder of a digital still camera is now explained. FIG. 20 is a perspective view showing the structure of this digital still camera, and also briefly shows the connection with external equipment.
Whereas an ordinary camera exposes the film with the optical image of the photographic subject, the digital still camera 1300 generates image signals by performing photoelectric conversion to the optical image of the photographic subject with visual elements of a CCD (Charge Coupled Device) or the like. The foregoing display device 1304 is provided to the back face of the case 1302 of this digital still camera 1300, and is structured to conduct display based on the visual signals from the CCD. Thus, the display device 1304 functions as a finder for displaying the photographic subject. Moreover, a light receiving unit including the likes of an optical lens or CCD is provided to the observation side of the case 1302.
When the photographer confirms the image of the photographic subject displayed on the display device 1304 and presses the shutter button 1308, the visual signal of the CCD at such moment is transmitted to and stored in the memory of the circuit substrate 1310. Moreover, this digital still camera 1300 also comprises a video signal output terminal 1312 and a data transmission I/O terminal 1314 at the side face of the case 1302. And, as illustrated in FIG. 20, a television monitor 1330 is connected to the video signal output terminal 1312 and a personal computer 1340 is connected to the data transmission I/O terminal 1314, respectively, as necessary. Further, pursuant to prescribed operations, the structure is such that the visual signal stored in the memory of the circuit substrate 1308 is output to the television monitor 1330 or the computer 1340.
<Electronic Book>
FIG. 21 is a perspective view showing the structure of an electronic book as an example of the electronic device according to the present invention. In FIG. 21, reference numeral 1400 represents the electronic book. The electronic book 1400 comprises a book-shaped frame 1402 and a cover 1403 capable of opening and closing this frame 1402. A display device 1404 is provided to the frame 1402 in a state where its display face is exposed to the surface thereof, and, an operation unit 1405 is also provided thereto. A controller, counter, memory and so on are built in the frame 1402. In the present embodiment, the display device 1404 comprises a pixel portion to which display elements are disposed and an integrated peripheral circuit that is provided integrally with such pixel portion. The peripheral circuit comprises a decoder scan driver and data driver.
Moreover, as the electronic device, in addition to the personal computer of FIG. 18, the portable telephone of FIG. 19, the digital still camera of FIG. 20 and the electronic book of FIG. 21, electronic paper, liquid crystal televisions, view-finding or monitor-viewing video tape recorders, car navigation devices, pagers, electronic notebooks, calculators, word processors, workstations, television phones, OS terminals, devices comprising a touch panel and so on also apply. And, the foregoing display device may be employed as the display unit of the respective electronic devices described above.
The display device according to the present invention is not limited to the organic EL display device of the embodiments. Moreover, the substrate is not limited to the TFT substrate of the embodiments. In addition to an active substrate, the present invention can also be employed in a passive substrate.
Moreover, although an adhesive was used as the joining means in the embodiments, it is not limited thereto. Other methods, for instance, joining with supersonic waves or lasers may also be employed.
As described above, according to the display device of the present invention, it is preferable in that the width of the frame, which is the non-display area at the periphery of the display area, can be narrowed.

Claims (36)

What is claimed is:
1. A display device, comprising:
a substrate including a plurality of display elements, a bank layer that separates each of the display elements, and a wiring layer;
a common electrode layer that is spread out to the periphery of the substrate and covers said plurality of display elements and said bank layer; and
a multilayer thin film for covering the substrate,
wherein a flat peripheral portion of the common electrode layer is laminated to a flat top face of the wiring layer through laminated flat conductive films which form a linear electrical connection area in plane, and the connection area is continuously positioned outside of the bank layer along sides of the substrate where a wiring tape is not connected, and the multilayer thin film extends beyond the connection area of the common electrode layer and the wiring layer.
2. The display device according to claim 1, wherein at least one thin film among the multilayer thin film has gas barrier properties or anti-environmental properties.
3. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at one side of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
4. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at two sides of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
5. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at three sides of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
6. The display device according to claim 1, wherein the multilayer thin film includes an inorganic layer.
7. The display device according to claim 6, wherein the inorganic layer is made of a material selected from SiO2, SiN and SiON.
8. The display device according to claim 1, wherein the multilayer thin film includes an organic layer.
9. The display device according to claim 8, wherein the organic layer includes fluoric macromolecules.
10. The display device according to claim 8, wherein the organic layer is made of a material selected from polyethylene, polystyrene and polypropylene.
11. The display device according to claim 1, wherein the multilayer thin film is formed by laminating an organic layer/inorganic layer/organic layer.
12. The display device according to claim 1, wherein the multilayer thin film is formed by laminating an inorganic layer/organic layer/inorganic layer.
13. A manufacturing method of a display device, comprising:
a step of forming at least a wiring layer at a part of the periphery of a substrate to which an electrical circuit is to be formed;
a step of forming an element separation layer comprising a plurality of grooves for mutually separating a plurality of display elements excluding an area over the wiring layer of the substrate;
a step of forming said display elements to each of the plurality of grooves of the element separation layer;
a step of forming a common electrode layer on the plurality of display elements, the element separation layer, and the wiring layer, respectively; and
a sealing step of directly forming a multilayer thin film above the common electrode layer and the substrate;
wherein a flat peripheral portion of the common electrode layer is laminated to a flat top face of the wiring layer through laminated flat conductive films which form a linear electrical connection area in plane; and the connection area is continuously positioned outside of the element separation layer along sides of the substrate where a wiring tape is not connected, and the multilayer thin film extends beyond the connection area.
14. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
an insulating film disposed so as to cover the transistor;
a plurality of first electrodes disposed above the insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane being in contact with the second conductive film at the second edge.
15. The display device as set forth in claim 14,
the first conductive film being formed in a first layer in which the plurality of first electrodes are formed.
16. The display device as set forth in claim 14,
the first conductive film containing a first material contained in the plurality of first electrodes.
17. The display device as set forth in claim 14,
the second conductive film being formed in a second layer in which a source electrode or a drain electrode of the transistor is formed.
18. The display device as set forth in claim 14,
the second conductive film containing a second material contained in a source electrode or a drain electrode of the transistor.
19. The display device as set forth in claim 14,
the second conductive film containing aluminum.
20. The display device as set forth in claim 14,
a wiring being disposed between the first plane and the second conductive film,
the second conductive film being electrically connected to the wiring, and
at least a part of the wiring extending along the first side.
21. The display device as set forth in claim 20,
the wiring being disposed in a third layer in which a gate electrode of the transistor is formed.
22. The display device as set forth in claim 20,
the wiring containing a third material included in a gate electrode of the transistor.
23. The display device as set forth in claim 14, further comprising:
a bank that is disposed above the first plane, the bank being disposed between one first electrode of the plurality of first electrodes and another first electrode of the plurality of first electrodes adjacent to the one first electrode.
24. The display device as set forth in claim 14, further comprising:
a sealing member arranged above the second electrode,
the sealing member being a flat sealing substrate; and
the sealing substrate joining to the substrate via an adhesive disposed between the sealing member and the first plane.
25. The display device as set forth in claim 24,
the sealing member including a sealing portion protruding so as to surround an outline of the sealing member.
26. The display device as set forth in claim 25,
the sealing member including a plurality of thin films.
27. An electronic device, comprising:
the display device as set forth in claim 14.
28. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
a first insulating film that covers a source electrode or a drain electrode of the transistor;
a plurality of first electrodes disposed above the first insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane not being in contact with the first insulating film except for at the second edge.
29. The display device as set forth in claim 28,
the first insulating film contacting the source electrode or the drain electrode.
30. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
a first insulating film disposed above a source electrode or a drain electrode of the transistor, the first insulating film having a fourth plane and a fifth plane, the fourth plane being disposed between the first plane and the fifth plane;
a plurality of first electrodes disposed above the first insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane not being in contact with the fifth plane at the second edge.
31. The display device as set forth in claim 30,
the source electrode or the drain electrode contacting the first insulating film.
32. The display device as set forth in claim 30,
the second conductive film containing a second material contained in a source electrode or a drain electrode of the transistor.
33. An electronic device, comprising:
the display device as set forth in claim 30.
34. The display device as set forth in claim 14,
the first conductive film being disposed between the second side and the plurality of first electrodes.
35. The display device as set forth in claim 28,
the first conductive film being disposed between the second side and the plurality of first electrodes.
36. The display device as set forth in claim 30,
the first conductive film being disposed between the second side and the plurality of first electrodes.
US13/545,596 2002-01-16 2012-07-10 Display device having a connection area outside the display area Expired - Lifetime USRE44902E1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US13/545,596 USRE44902E1 (en) 2002-01-16 2012-07-10 Display device having a connection area outside the display area
US13/923,911 USRE45556E1 (en) 2002-01-16 2013-06-21 Display device having a connection area outside the display area
US14/700,798 USRE47817E1 (en) 2002-01-16 2015-04-30 Display device with a narrow frame

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP2002007337 2002-01-16
JP2002-007337 2002-01-16
US10/341,392 US7038377B2 (en) 2002-01-16 2003-01-14 Display device with a narrow frame
US11/025,948 US7190116B2 (en) 2002-01-16 2005-01-03 Display device with a narrow frame
US12/404,057 USRE42215E1 (en) 2002-01-16 2009-03-13 Display device having a connection area outside the display area
US13/020,533 USRE43738E1 (en) 2002-01-16 2011-02-03 Display device having a connection area outside the display area
US13/545,596 USRE44902E1 (en) 2002-01-16 2012-07-10 Display device having a connection area outside the display area

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US11/025,948 Reissue US7190116B2 (en) 2002-01-16 2005-01-03 Display device with a narrow frame
US13/020,533 Division USRE43738E1 (en) 2002-01-16 2011-02-03 Display device having a connection area outside the display area

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US11/025,948 Continuation US7190116B2 (en) 2002-01-16 2005-01-03 Display device with a narrow frame
US13/923,911 Continuation USRE45556E1 (en) 2002-01-16 2013-06-21 Display device having a connection area outside the display area

Publications (1)

Publication Number Publication Date
USRE44902E1 true USRE44902E1 (en) 2014-05-20

Family

ID=19191321

Family Applications (7)

Application Number Title Priority Date Filing Date
US10/341,392 Expired - Lifetime US7038377B2 (en) 2002-01-16 2003-01-14 Display device with a narrow frame
US11/025,948 Ceased US7190116B2 (en) 2002-01-16 2005-01-03 Display device with a narrow frame
US12/404,057 Expired - Lifetime USRE42215E1 (en) 2002-01-16 2009-03-13 Display device having a connection area outside the display area
US13/020,533 Expired - Lifetime USRE43738E1 (en) 2002-01-16 2011-02-03 Display device having a connection area outside the display area
US13/545,596 Expired - Lifetime USRE44902E1 (en) 2002-01-16 2012-07-10 Display device having a connection area outside the display area
US13/923,911 Expired - Lifetime USRE45556E1 (en) 2002-01-16 2013-06-21 Display device having a connection area outside the display area
US14/700,798 Expired - Lifetime USRE47817E1 (en) 2002-01-16 2015-04-30 Display device with a narrow frame

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US10/341,392 Expired - Lifetime US7038377B2 (en) 2002-01-16 2003-01-14 Display device with a narrow frame
US11/025,948 Ceased US7190116B2 (en) 2002-01-16 2005-01-03 Display device with a narrow frame
US12/404,057 Expired - Lifetime USRE42215E1 (en) 2002-01-16 2009-03-13 Display device having a connection area outside the display area
US13/020,533 Expired - Lifetime USRE43738E1 (en) 2002-01-16 2011-02-03 Display device having a connection area outside the display area

Family Applications After (2)

Application Number Title Priority Date Filing Date
US13/923,911 Expired - Lifetime USRE45556E1 (en) 2002-01-16 2013-06-21 Display device having a connection area outside the display area
US14/700,798 Expired - Lifetime USRE47817E1 (en) 2002-01-16 2015-04-30 Display device with a narrow frame

Country Status (7)

Country Link
US (7) US7038377B2 (en)
EP (1) EP1450334B1 (en)
JP (9) JP4251286B2 (en)
KR (1) KR100510421B1 (en)
CN (1) CN1253839C (en)
TW (1) TWI283142B (en)
WO (1) WO2003060858A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8936952B2 (en) 2010-06-25 2015-01-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9799716B2 (en) 2008-12-17 2017-10-24 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and electronic device
US10658433B2 (en) 2013-08-19 2020-05-19 Semiconductor Energy Laboratory Co., Ltd. Display device
US11502146B2 (en) 2018-03-28 2022-11-15 Sharp Kabushiki Kaisha Display device with frame region including metal layers across slit
US12114522B2 (en) 2018-09-28 2024-10-08 Sharp Kabushiki Kaisha Display device and method that prevent foreign substance generation at a dam wall resulting in higher quality of display for manufacturing same

Families Citing this family (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7288420B1 (en) * 1999-06-04 2007-10-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing an electro-optical device
WO2003038749A1 (en) * 2001-10-31 2003-05-08 Icosystem Corporation Method and system for implementing evolutionary algorithms
JP2003332045A (en) * 2002-05-09 2003-11-21 Sanyo Electric Co Ltd Electroluminescence display device and its manufacturing method
JP3778176B2 (en) * 2002-05-28 2006-05-24 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
JP2003347044A (en) * 2002-05-30 2003-12-05 Sanyo Electric Co Ltd Organic el panel
US7449246B2 (en) * 2004-06-30 2008-11-11 General Electric Company Barrier coatings
JP3906930B2 (en) * 2003-02-20 2007-04-18 セイコーエプソン株式会社 ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE
JP3791618B2 (en) 2003-02-20 2006-06-28 セイコーエプソン株式会社 ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE
JP3945525B2 (en) * 2003-02-20 2007-07-18 セイコーエプソン株式会社 Electro-optic device
EP1611546B1 (en) 2003-04-04 2013-01-02 Icosystem Corporation Methods and systems for interactive evolutionary computing (iec)
JP2005044613A (en) * 2003-07-28 2005-02-17 Seiko Epson Corp Manufacturing method of light emitting device, and light emitting device
KR100544123B1 (en) * 2003-07-29 2006-01-23 삼성에스디아이 주식회사 Flat panel display
EP1649346A2 (en) 2003-08-01 2006-04-26 Icosystem Corporation Methods and systems for applying genetic operators to determine system conditions
JP3915985B2 (en) * 2003-08-22 2007-05-16 セイコーエプソン株式会社 Pixel element substrate, display device, electronic device, and manufacturing method of pixel element substrate
US7356518B2 (en) * 2003-08-27 2008-04-08 Icosystem Corporation Methods and systems for multi-participant interactive evolutionary computing
KR100552972B1 (en) 2003-10-09 2006-02-15 삼성에스디아이 주식회사 Flat panel display and fabrication method thereof
JP4678124B2 (en) * 2003-11-10 2011-04-27 セイコーエプソン株式会社 Electro-optical device, method of manufacturing electro-optical device, and electronic apparatus
US7795616B2 (en) 2003-11-14 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method for manufacturing the same
KR101111470B1 (en) * 2003-11-14 2012-02-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Display device and method for fabricating the same
KR100600865B1 (en) 2003-11-19 2006-07-14 삼성에스디아이 주식회사 Electro luminescence display contained EMI shielding means
KR100611153B1 (en) 2003-11-27 2006-08-09 삼성에스디아이 주식회사 Plat panel display device
JP4899286B2 (en) * 2004-01-30 2012-03-21 セイコーエプソン株式会社 ORGANIC EL DISPLAY DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE
JP4058695B2 (en) * 2004-02-16 2008-03-12 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
KR100615212B1 (en) 2004-03-08 2006-08-25 삼성에스디아이 주식회사 Flat display device
KR100581903B1 (en) 2004-03-09 2006-05-22 삼성에스디아이 주식회사 Electroluminescence display device
US7619258B2 (en) * 2004-03-16 2009-11-17 Semiconductor Energy Laboratory Co., Ltd. Display device
US7764012B2 (en) * 2004-04-16 2010-07-27 Semiconductor Energy Laboratory Co., Ltd Light emitting device comprising reduced frame portion, manufacturing method with improve productivity thereof, and electronic apparatus
EP1782285A1 (en) * 2004-07-06 2007-05-09 Icosystem Corporation Methods and apparatus for query refinement using genetic algorithms
US7707220B2 (en) * 2004-07-06 2010-04-27 Icosystem Corporation Methods and apparatus for interactive searching techniques
KR100698689B1 (en) * 2004-08-30 2007-03-23 삼성에스디아이 주식회사 Light emitting display and fabrication method thereof
US7527994B2 (en) * 2004-09-01 2009-05-05 Honeywell International Inc. Amorphous silicon thin-film transistors and methods of making the same
US8350466B2 (en) * 2004-09-17 2013-01-08 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
ATE541327T1 (en) * 2004-10-21 2012-01-15 Lg Display Co Ltd ORGANIC ELECTROLUMINESCENT DEVICE AND METHOD OF PRODUCTION
TWI411349B (en) * 2004-11-19 2013-10-01 Semiconductor Energy Lab Display device and electronic device
EP1724853B1 (en) * 2005-05-17 2015-05-06 LG Display Co., Ltd. Organic electroluminescent device
EP1760798B1 (en) * 2005-08-31 2012-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
EP1760776B1 (en) * 2005-08-31 2019-12-25 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method for semiconductor device with flexible substrate
WO2007035848A2 (en) * 2005-09-21 2007-03-29 Icosystem Corporation System and method for aiding product design and quantifying acceptance
JP2007123240A (en) * 2005-09-28 2007-05-17 Sony Corp Manufacturing method of display device and display device
US7851996B2 (en) * 2005-11-16 2010-12-14 Canon Kabushiki Kaisha Display apparatus
JP4827499B2 (en) * 2005-11-16 2011-11-30 キヤノン株式会社 Current-driven device and display device
JP4736757B2 (en) * 2005-12-01 2011-07-27 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
JP4742835B2 (en) * 2005-12-05 2011-08-10 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
US8038495B2 (en) 2006-01-20 2011-10-18 Samsung Mobile Display Co., Ltd. Organic light-emitting display device and manufacturing method of the same
KR100673765B1 (en) 2006-01-20 2007-01-24 삼성에스디아이 주식회사 Organic light-emitting display device and the preparing method of the same
KR100635514B1 (en) 2006-01-23 2006-10-18 삼성에스디아이 주식회사 Organic electroluminescence display device and method for fabricating of the same
KR100671647B1 (en) 2006-01-26 2007-01-19 삼성에스디아이 주식회사 Organic light emitting display device
KR100759666B1 (en) * 2006-01-27 2007-09-17 삼성에스디아이 주식회사 Flat panel display and method of the same
KR100688792B1 (en) * 2006-01-27 2007-03-02 삼성에스디아이 주식회사 Flat panel display and method of the same
JP5160754B2 (en) * 2006-01-31 2013-03-13 エルジー ディスプレイ カンパニー リミテッド EL device
JP4533392B2 (en) * 2006-03-22 2010-09-01 キヤノン株式会社 Organic light emitting device
JP4736890B2 (en) * 2006-03-28 2011-07-27 大日本印刷株式会社 Organic electroluminescence device
JP4864520B2 (en) * 2006-04-12 2012-02-01 三菱電機株式会社 Organic EL display device and method of manufacturing organic EL display device
KR100914784B1 (en) * 2006-05-17 2009-08-31 엘지디스플레이 주식회사 Light emitting device and fabrication method of the same
CN101455132A (en) * 2006-05-22 2009-06-10 皇家飞利浦电子股份有限公司 Interconnection arrangement and method for interconnecting a high-current carrying cable with a metal thin-film
KR101281888B1 (en) * 2006-06-30 2013-07-03 엘지디스플레이 주식회사 organic electro-luminescence display device and method for fabricating the same
JP2008047340A (en) * 2006-08-11 2008-02-28 Dainippon Printing Co Ltd Organic electroluminescence device
JP4245032B2 (en) * 2006-10-03 2009-03-25 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
US7792816B2 (en) * 2007-02-01 2010-09-07 Icosystem Corporation Method and system for fast, generic, online and offline, multi-source text analysis and visualization
KR100830981B1 (en) * 2007-04-13 2008-05-20 삼성에스디아이 주식회사 Organic light emitting diode display
JP2008311059A (en) * 2007-06-14 2008-12-25 Rohm Co Ltd Organic electroluminescent element and its manufacturing method
JP5208591B2 (en) * 2007-06-28 2013-06-12 株式会社半導体エネルギー研究所 Light emitting device and lighting device
JP4884320B2 (en) * 2007-06-29 2012-02-29 京セラ株式会社 Image display device
TW200915820A (en) * 2007-09-19 2009-04-01 Giga Byte Tech Co Ltd Touch panel structure having dual touch-modes, and signal processing method and device
JP5119865B2 (en) * 2007-11-02 2013-01-16 セイコーエプソン株式会社 Organic electroluminescence equipment, electronic equipment
KR101362164B1 (en) * 2007-12-11 2014-02-12 엘지디스플레이 주식회사 Organcic electro-luminescence dispaly and manufacturing method thereof
JP5163430B2 (en) * 2008-01-09 2013-03-13 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
CN101971235B (en) * 2008-03-04 2013-09-18 夏普株式会社 Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
WO2010032329A1 (en) * 2008-09-22 2010-03-25 パイオニア株式会社 El light emitting device
JP2010170776A (en) * 2009-01-21 2010-08-05 Konica Minolta Holdings Inc Organic electroluminescent element and its manufacturing method
JP5190709B2 (en) * 2009-02-20 2013-04-24 カシオ計算機株式会社 Display panel and manufacturing method thereof
KR20110019498A (en) 2009-08-20 2011-02-28 삼성모바일디스플레이주식회사 Organic light emitting display device
JP5218460B2 (en) * 2010-03-26 2013-06-26 セイコーエプソン株式会社 Pyroelectric detector, pyroelectric detector and electronic device
JP5471774B2 (en) 2010-04-27 2014-04-16 セイコーエプソン株式会社 Electro-optical device, method of manufacturing electro-optical device, and electronic apparatus
KR101201720B1 (en) * 2010-07-29 2012-11-15 삼성디스플레이 주식회사 Display device and organic light emitting diode display
DE102010032834B4 (en) * 2010-07-30 2023-05-25 Pictiva Displays International Limited Optoelectronic device and method for its manufacture
KR20120028418A (en) * 2010-09-14 2012-03-23 삼성모바일디스플레이주식회사 Method for manufacturing encapsulated substrate using organic luminescence display device and encapsulated substrate using organic luminescence display device
JP5003808B2 (en) * 2010-09-17 2012-08-15 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
KR101757810B1 (en) * 2010-11-19 2017-07-17 삼성디스플레이 주식회사 Display device, organic light emitting diode display, and manufacturing method of sealing substrate
KR20120089108A (en) * 2011-02-01 2012-08-09 삼성전기주식회사 Touch panel
US8823659B2 (en) 2011-06-07 2014-09-02 Nokia Corporation Method and apparatus for touch panel
KR20120138168A (en) * 2011-06-14 2012-12-24 삼성디스플레이 주식회사 Display device and method for manufacturing the same
WO2013008765A1 (en) * 2011-07-08 2013-01-17 Semiconductor Energy Laboratory Co., Ltd. Light-emitting module, light-emitting device, and method for manufacturing the light-emitting module
CN103085437B (en) * 2011-11-02 2016-04-06 宸鸿科技(厦门)有限公司 Bonding structure, the electronic installation with this bonding structure and applying method thereof
JP5318182B2 (en) * 2011-11-30 2013-10-16 キヤノン株式会社 Manufacturing method of organic EL element
JP2013235128A (en) * 2012-05-09 2013-11-21 Seiko Epson Corp Manufacturing method of electro-optic device and substrate for electro-optic device
CN102800815B (en) * 2012-08-06 2015-05-20 深圳市华星光电技术有限公司 Display device and manufacturing method thereof
JP6228735B2 (en) * 2013-02-21 2017-11-08 株式会社ジャパンディスプレイ Display device
TWI559064B (en) 2012-10-19 2016-11-21 Japan Display Inc Display device
KR101960388B1 (en) 2012-12-24 2019-03-20 엘지디스플레이 주식회사 Organic light emitting diode display device
KR101980766B1 (en) * 2012-12-27 2019-05-21 엘지디스플레이 주식회사 Organic light emitting diode display device including touch panel
JP6221386B2 (en) 2013-06-18 2017-11-01 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
JP6217161B2 (en) * 2013-06-19 2017-10-25 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
KR102079257B1 (en) 2013-06-28 2020-02-20 삼성디스플레이 주식회사 Thin film transistor array substrate and organic light emitting display including the substrate
KR20150011231A (en) * 2013-07-22 2015-01-30 삼성디스플레이 주식회사 Organic light emitting display apparatus and the manufacturing method thereof
KR102117612B1 (en) * 2013-08-28 2020-06-02 삼성디스플레이 주식회사 Organic light emitting display apparatus and the manufacturing method thereof
JP5981904B2 (en) * 2013-11-15 2016-08-31 株式会社ナンシン Caster mounting structure
CN111081734A (en) * 2014-03-17 2020-04-28 松下电器产业株式会社 Thin film transistor element substrate, method for manufacturing same, and organic EL display device
CN104216159B (en) * 2014-09-03 2017-09-22 上海天马有机发光显示技术有限公司 A kind of display panel and preparation method thereof, display device
TWI552334B (en) * 2015-03-25 2016-10-01 友達光電股份有限公司 Pixel structure of display panel
KR102442616B1 (en) * 2015-04-08 2022-09-14 삼성디스플레이 주식회사 Organic light-emitting display apparatus and manufacturing method thereof
US20180173032A1 (en) * 2015-06-16 2018-06-21 Sharp Kabushiki Kaisha Method of producing display device, and display device
JP2017037172A (en) * 2015-08-10 2017-02-16 株式会社ジャパンディスプレイ Display
KR102554963B1 (en) 2015-10-29 2023-07-11 엘지디스플레이 주식회사 Organic light emitting display device
KR102502656B1 (en) * 2015-12-15 2023-02-21 엘지디스플레이 주식회사 Organic light emitting display device
JP6557601B2 (en) 2015-12-29 2019-08-07 株式会社ジャパンディスプレイ Display device and method for manufacturing display device
KR102605957B1 (en) * 2016-02-23 2023-11-27 삼성디스플레이 주식회사 Organic light emitting display device and method of manufacturing an organic light emitting display device
JP6714401B2 (en) * 2016-03-18 2020-06-24 株式会社ジャパンディスプレイ Display device
CN106293252B (en) * 2016-09-09 2020-02-07 上海中航光电子有限公司 Array substrate and display device
WO2018179308A1 (en) * 2017-03-31 2018-10-04 シャープ株式会社 Display device and production method therefor
JP6912080B2 (en) * 2017-06-09 2021-07-28 株式会社Joled Organic EL display panel
CN111527793B (en) * 2017-12-26 2023-07-04 夏普株式会社 Display apparatus
KR102546170B1 (en) 2018-01-19 2023-06-22 삼성디스플레이 주식회사 Display device
JP2019153551A (en) * 2018-03-06 2019-09-12 株式会社ジャパンディスプレイ Organic el display
US10804491B2 (en) * 2018-12-13 2020-10-13 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Organic light emitting diode display device
US11991905B2 (en) 2019-08-01 2024-05-21 Chengdu Boe Optoelectronics Technology Co., Ltd. Display substrate and display device
JP7418077B2 (en) * 2019-08-30 2024-01-19 キヤノン株式会社 Semiconductor devices, display devices, and electronic equipment
KR20220092098A (en) * 2020-12-24 2022-07-01 엘지디스플레이 주식회사 Display apparatus
KR20240146714A (en) * 2023-03-30 2024-10-08 주식회사 야스 Organic Light Emitting Display Device

Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02135694A (en) 1988-11-16 1990-05-24 Sharp Corp Thin film el device
JPH04278983A (en) 1991-03-07 1992-10-05 Fuji Electric Co Ltd Method for sealing display panel
JPH1048654A (en) 1996-07-30 1998-02-20 Nec Kagoshima Ltd Terminal structure of lcd panel
JPH10198285A (en) 1997-01-13 1998-07-31 Toshiba Corp Planar display device
JPH1165487A (en) 1997-08-21 1999-03-05 Seiko Epson Corp Active matrix type display device
US5882761A (en) 1995-11-24 1999-03-16 Pioneer Electronic Corporation Organic EL element
JPH1174073A (en) 1997-08-29 1999-03-16 Seiko Epson Corp Active matrix type display device
JP2000173766A (en) 1998-09-30 2000-06-23 Sanyo Electric Co Ltd Display device
JP2000223264A (en) 1999-01-29 2000-08-11 Pioneer Electronic Corp Organic electroluminescent element and manufacture thereof
JP2000242194A (en) 1999-02-18 2000-09-08 Sharp Corp Plane type display device
JP2000357584A (en) 1999-06-14 2000-12-26 Seiko Epson Corp Circuit board for luminescent element, electronic equipment and display
JP2001102169A (en) 1999-10-01 2001-04-13 Sanyo Electric Co Ltd El display
JP2001125509A (en) 1999-10-28 2001-05-11 Nippon Seiki Co Ltd Electroluminescence display device
JP2001154218A (en) 1999-09-08 2001-06-08 Matsushita Electric Ind Co Ltd Display device and its manufacturing method
JP2001189190A (en) 2000-01-06 2001-07-10 Auto Network Gijutsu Kenkyusho:Kk Organic el display device
JP2001195026A (en) 2000-01-14 2001-07-19 Victor Co Of Japan Ltd Matrix type display device
JP2001196164A (en) 1999-10-29 2001-07-19 Semiconductor Energy Lab Co Ltd Self-luminous device
WO2001058221A1 (en) 2000-01-31 2001-08-09 Idemitsu Kosan Co., Ltd. Organic electroluminescence display unit and production method therefor
JP2001222237A (en) 2000-02-07 2001-08-17 Kyocera Corp Display device and its manufacturing method
JP2001222240A (en) 1999-11-29 2001-08-17 Semiconductor Energy Lab Co Ltd El displayer and electric apparatus
US6284342B1 (en) 1998-06-12 2001-09-04 Tdk Corporation Organic EL display assembly
US6303963B1 (en) 1998-12-03 2001-10-16 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and semiconductor circuit
US20010050373A1 (en) 2000-05-22 2001-12-13 Shunpei Yamazaki Light emitting device and electrical appliance
JP2001343933A (en) 1999-11-29 2001-12-14 Semiconductor Energy Lab Co Ltd Light emission device
JP2002141171A (en) 2000-10-31 2002-05-17 Nippon Seiki Co Ltd Display unit
US6424326B2 (en) 2000-01-11 2002-07-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device having a display portion and a sensor portion
US6504244B2 (en) 2000-02-02 2003-01-07 Nec Corporation Semiconductor device and semiconductor module using the same
US20030127651A1 (en) 2001-12-27 2003-07-10 Satoshi Murakami Light emitting device and method of manufacturing the same
US6597111B2 (en) 2001-11-27 2003-07-22 Universal Display Corporation Protected organic optoelectronic devices
US20030137242A1 (en) 2001-12-18 2003-07-24 Seiko Epson Corporation Display apparatus, electric device, and manufacturing method of display apparatus
US6605826B2 (en) 2000-08-18 2003-08-12 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and display device
US20030164497A1 (en) 1999-04-28 2003-09-04 Carcia Peter Francis Flexible organic electronic device with improved resistance to oxygen and moisture degradation
US6623861B2 (en) 2001-04-16 2003-09-23 Battelle Memorial Institute Multilayer plastic substrates
US6706544B2 (en) 2000-04-19 2004-03-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and fabricating method thereof
US6833668B1 (en) 1999-09-29 2004-12-21 Sanyo Electric Co., Ltd. Electroluminescence display device having a desiccant
US6836070B2 (en) 2001-10-17 2004-12-28 Chi Mei Optoelectronics Corporation Organic electro-luminescent display and method of sealing the same
US6847163B1 (en) 1999-10-29 2005-01-25 Semiconductor Energy Laboratory Co., Ltd. Self light-emitting device using an inert gas
US6849877B2 (en) 2001-06-20 2005-02-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US6888305B2 (en) 2001-11-06 2005-05-03 Universal Display Corporation Encapsulation structure that acts as a multilayer mirror
US6900590B2 (en) 2000-10-17 2005-05-31 Samsung Sdi Co., Ltd. Organic electroluminescent device having non-continuous metal auxiliary electrodes
US6961111B1 (en) 1999-09-08 2005-11-01 Matsushita Electric Industrial Co., Ltd. Display device and method of producing same
US20120161160A1 (en) 1999-10-29 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Self Light-Emitting Device

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100228520B1 (en) * 1992-08-13 1999-11-01 가시오 가즈오 Thin-film transistor array and liquid crystal display device for using thin-film transistor array
US5504390A (en) * 1994-03-03 1996-04-02 Topp; Mark Addressable electroluminescent display panel having a continuous footprint
US6025901A (en) * 1995-08-14 2000-02-15 Sharp Kabushiki Kaisha Liquid crystal display device and method for producing the same
JPH0982476A (en) * 1995-09-14 1997-03-28 Casio Comput Co Ltd Organic electroluminescent element
JP4354019B2 (en) * 1997-04-18 2009-10-28 出光興産株式会社 Organic electroluminescence device
KR100260611B1 (en) * 1997-04-03 2000-07-01 윤종용 Lcd panel for reparing lines
US6147724A (en) * 1997-04-04 2000-11-14 Hitachi, Ltd. Back light system for minimizing non display area of liquid crystal display device
JP3541625B2 (en) * 1997-07-02 2004-07-14 セイコーエプソン株式会社 Display device and active matrix substrate
KR100249784B1 (en) * 1997-11-20 2000-04-01 정선종 Encapsulation of the polymeric or organic light light emitting device using multiple polymer layers
JP3423232B2 (en) * 1998-11-30 2003-07-07 三洋電機株式会社 Active EL display
JP3670923B2 (en) * 1999-02-26 2005-07-13 三洋電機株式会社 Color organic EL display device
JP2000315058A (en) * 1999-04-30 2000-11-14 Toshiba Corp Array substrate for display device
JP2001078463A (en) * 1999-09-06 2001-03-23 Amada Co Ltd High-frequency inverter with main switch overcurrent protecting circuit
US6876145B1 (en) * 1999-09-30 2005-04-05 Semiconductor Energy Laboratory Co., Ltd. Organic electroluminescent display device
JP2001109395A (en) * 1999-10-01 2001-04-20 Sanyo Electric Co Ltd El display device
JP2001109398A (en) * 1999-10-04 2001-04-20 Sanyo Electric Co Ltd Display device
JP2001318627A (en) * 2000-02-29 2001-11-16 Semiconductor Energy Lab Co Ltd Light emitting device
JP4637391B2 (en) * 2000-03-27 2011-02-23 株式会社半導体エネルギー研究所 Method for manufacturing light emitting device
JP2001272930A (en) * 2000-03-28 2001-10-05 Sanyo Electric Co Ltd Electroluminescent display device
TW522454B (en) * 2000-06-22 2003-03-01 Semiconductor Energy Lab Display device
US7019718B2 (en) * 2000-07-25 2006-03-28 Semiconductor Energy Laboratory Co., Ltd. Display device
JP2002110344A (en) * 2000-09-29 2002-04-12 Tdk Corp Thin film el element and its manufacturing method
JP4011337B2 (en) * 2000-12-12 2007-11-21 株式会社半導体エネルギー研究所 Light emitting device and manufacturing method thereof.
TWI255817B (en) 2001-02-14 2006-06-01 Kissei Pharmaceutical Glucopyranosyloxybenzylbenzene derivatives and medicinal use thereof
JP2003208976A (en) * 2002-01-11 2003-07-25 Seiko Epson Corp Electroluminescent device and its manufacturing method, and electronic device
US6810919B2 (en) * 2002-01-11 2004-11-02 Seiko Epson Corporation Manufacturing method for display device, display device, manufacturing method for electronic apparatus, and electronic apparatus
KR100858936B1 (en) * 2007-07-12 2008-09-18 경성대학교 산학협력단 Polymer light-emitting diode including water soluble polymer layer containing cation and method for preparing the same

Patent Citations (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02135694A (en) 1988-11-16 1990-05-24 Sharp Corp Thin film el device
JPH04278983A (en) 1991-03-07 1992-10-05 Fuji Electric Co Ltd Method for sealing display panel
US5882761A (en) 1995-11-24 1999-03-16 Pioneer Electronic Corporation Organic EL element
JPH1048654A (en) 1996-07-30 1998-02-20 Nec Kagoshima Ltd Terminal structure of lcd panel
JPH10198285A (en) 1997-01-13 1998-07-31 Toshiba Corp Planar display device
US20020075207A1 (en) 1997-08-21 2002-06-20 Seiko Epson Corporation Active matrix display device
US20030206144A1 (en) 1997-08-21 2003-11-06 Seiko Epson Corporation Active matrix display device
US6373453B1 (en) 1997-08-21 2002-04-16 Seiko Epson Corporation Active matrix display
JPH1165487A (en) 1997-08-21 1999-03-05 Seiko Epson Corp Active matrix type display device
JPH1174073A (en) 1997-08-29 1999-03-16 Seiko Epson Corp Active matrix type display device
US6734839B2 (en) 1997-08-29 2004-05-11 Seiko Epson Corporation Active matrix display device
US6359606B1 (en) 1997-08-29 2002-03-19 Seiko Epson Corporation Active matrix display
US6284342B1 (en) 1998-06-12 2001-09-04 Tdk Corporation Organic EL display assembly
JP2000173766A (en) 1998-09-30 2000-06-23 Sanyo Electric Co Ltd Display device
US6303963B1 (en) 1998-12-03 2001-10-16 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and semiconductor circuit
JP2000223264A (en) 1999-01-29 2000-08-11 Pioneer Electronic Corp Organic electroluminescent element and manufacture thereof
US6864629B2 (en) 1999-01-29 2005-03-08 Pioneer Corporation Organic electroluminescence (EL) cell that prevents moisture from deteriorating light-emitting characteristics and a method for producing the same
JP2000242194A (en) 1999-02-18 2000-09-08 Sharp Corp Plane type display device
US20030164497A1 (en) 1999-04-28 2003-09-04 Carcia Peter Francis Flexible organic electronic device with improved resistance to oxygen and moisture degradation
US6720203B2 (en) 1999-04-28 2004-04-13 E. I. Du Pont De Nemours And Company Flexible organic electronic device with improved resistance to oxygen and moisture degradation
JP2000357584A (en) 1999-06-14 2000-12-26 Seiko Epson Corp Circuit board for luminescent element, electronic equipment and display
JP2001154218A (en) 1999-09-08 2001-06-08 Matsushita Electric Ind Co Ltd Display device and its manufacturing method
US6961111B1 (en) 1999-09-08 2005-11-01 Matsushita Electric Industrial Co., Ltd. Display device and method of producing same
US6833668B1 (en) 1999-09-29 2004-12-21 Sanyo Electric Co., Ltd. Electroluminescence display device having a desiccant
US6531815B1 (en) 1999-10-01 2003-03-11 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
US6867541B2 (en) 1999-10-01 2005-03-15 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
JP2001102169A (en) 1999-10-01 2001-04-13 Sanyo Electric Co Ltd El display
JP2001125509A (en) 1999-10-28 2001-05-11 Nippon Seiki Co Ltd Electroluminescence display device
US20120161160A1 (en) 1999-10-29 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Self Light-Emitting Device
US7317282B2 (en) 1999-10-29 2008-01-08 Semiconductor Energy Laboratory Co., Ltd. Self light-emitting device
US6847163B1 (en) 1999-10-29 2005-01-25 Semiconductor Energy Laboratory Co., Ltd. Self light-emitting device using an inert gas
JP2001196164A (en) 1999-10-29 2001-07-19 Semiconductor Energy Lab Co Ltd Self-luminous device
US8110983B2 (en) 1999-10-29 2012-02-07 Semiconductor Energy Laboratory Co., Ltd. Self light emitting device
JP2001343933A (en) 1999-11-29 2001-12-14 Semiconductor Energy Lab Co Ltd Light emission device
US7061186B2 (en) 1999-11-29 2006-06-13 Semiconductor Energy Laboratory Co., Ltd. EL display device and electronic apparatus
JP2001222240A (en) 1999-11-29 2001-08-17 Semiconductor Energy Lab Co Ltd El displayer and electric apparatus
US6680577B1 (en) 1999-11-29 2004-01-20 Semiconductor Energy Laboratory Co., Ltd. EL display device and electronic apparatus
JP2001189190A (en) 2000-01-06 2001-07-10 Auto Network Gijutsu Kenkyusho:Kk Organic el display device
US6424326B2 (en) 2000-01-11 2002-07-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device having a display portion and a sensor portion
JP2001195026A (en) 2000-01-14 2001-07-19 Victor Co Of Japan Ltd Matrix type display device
WO2001058221A1 (en) 2000-01-31 2001-08-09 Idemitsu Kosan Co., Ltd. Organic electroluminescence display unit and production method therefor
US6633121B2 (en) 2000-01-31 2003-10-14 Idemitsu Kosan Co., Ltd. Organic electroluminescence display device and method of manufacturing same
US6504244B2 (en) 2000-02-02 2003-01-07 Nec Corporation Semiconductor device and semiconductor module using the same
JP2001222237A (en) 2000-02-07 2001-08-17 Kyocera Corp Display device and its manufacturing method
US6706544B2 (en) 2000-04-19 2004-03-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and fabricating method thereof
US20010050373A1 (en) 2000-05-22 2001-12-13 Shunpei Yamazaki Light emitting device and electrical appliance
US6605826B2 (en) 2000-08-18 2003-08-12 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and display device
US6900590B2 (en) 2000-10-17 2005-05-31 Samsung Sdi Co., Ltd. Organic electroluminescent device having non-continuous metal auxiliary electrodes
JP2002141171A (en) 2000-10-31 2002-05-17 Nippon Seiki Co Ltd Display unit
US6623861B2 (en) 2001-04-16 2003-09-23 Battelle Memorial Institute Multilayer plastic substrates
US6849877B2 (en) 2001-06-20 2005-02-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US6836070B2 (en) 2001-10-17 2004-12-28 Chi Mei Optoelectronics Corporation Organic electro-luminescent display and method of sealing the same
US6888305B2 (en) 2001-11-06 2005-05-03 Universal Display Corporation Encapsulation structure that acts as a multilayer mirror
US6597111B2 (en) 2001-11-27 2003-07-22 Universal Display Corporation Protected organic optoelectronic devices
US6911773B2 (en) 2001-12-18 2005-06-28 Seiko Epson Corporation Display apparatus, electric device, and manufacturing method of display apparatus
US20030137242A1 (en) 2001-12-18 2003-07-24 Seiko Epson Corporation Display apparatus, electric device, and manufacturing method of display apparatus
US6861710B2 (en) 2001-12-27 2005-03-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US20030127651A1 (en) 2001-12-27 2003-07-10 Satoshi Murakami Light emitting device and method of manufacturing the same

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Apr. 5, 2011 Office Action issued in Japanese Patent Application No. 2008-162863 (with translation).
Apr. 5, 2011 Office Action issued in Japanese Patent Application No. 2008-165626 (with translation).
Apr. 5, 2011 Office Action issued in Japanese Patent Application No. 2008-257149 (with translation).
Apr. 5, 2011 Office Action issued in Japanese Patent Application No. 2009-036206 (with translation).

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9799716B2 (en) 2008-12-17 2017-10-24 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and electronic device
US8936952B2 (en) 2010-06-25 2015-01-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9799682B2 (en) 2010-06-25 2017-10-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US10658433B2 (en) 2013-08-19 2020-05-19 Semiconductor Energy Laboratory Co., Ltd. Display device
US11508787B2 (en) 2013-08-19 2022-11-22 Semiconductor Energy Laboratory Co., Ltd. Display device
US12022720B2 (en) 2013-08-19 2024-06-25 Semiconductor Energy Laboratory Co., Ltd. Display device
US11502146B2 (en) 2018-03-28 2022-11-15 Sharp Kabushiki Kaisha Display device with frame region including metal layers across slit
US12114522B2 (en) 2018-09-28 2024-10-08 Sharp Kabushiki Kaisha Display device and method that prevent foreign substance generation at a dam wall resulting in higher quality of display for manufacturing same

Also Published As

Publication number Publication date
USRE45556E1 (en) 2015-06-09
USRE47817E1 (en) 2020-01-14
JP2005302738A (en) 2005-10-27
TW200302674A (en) 2003-08-01
JP2009104216A (en) 2009-05-14
US20030168966A1 (en) 2003-09-11
EP1450334A1 (en) 2004-08-25
JP4983821B2 (en) 2012-07-25
JP2013110116A (en) 2013-06-06
JP4983734B2 (en) 2012-07-25
JP5245566B2 (en) 2013-07-24
JP2011175300A (en) 2011-09-08
US7190116B2 (en) 2007-03-13
EP1450334B1 (en) 2012-08-01
JP2008282030A (en) 2008-11-20
USRE42215E1 (en) 2011-03-15
WO2003060858A1 (en) 2003-07-24
JP4701858B2 (en) 2011-06-15
US20050112408A1 (en) 2005-05-26
JP4251286B2 (en) 2009-04-08
JP2008242499A (en) 2008-10-09
USRE43738E1 (en) 2012-10-16
TWI283142B (en) 2007-06-21
US7038377B2 (en) 2006-05-02
CN1253839C (en) 2006-04-26
JP5392424B2 (en) 2014-01-22
JP4254752B2 (en) 2009-04-15
JP5299475B2 (en) 2013-09-25
KR20030086333A (en) 2003-11-07
JP2005352498A (en) 2005-12-22
JPWO2003060858A1 (en) 2005-05-19
KR100510421B1 (en) 2005-08-26
EP1450334A4 (en) 2007-11-21
JP4983766B2 (en) 2012-07-25
JP2009025832A (en) 2009-02-05
CN1496543A (en) 2004-05-12

Similar Documents

Publication Publication Date Title
USRE47817E1 (en) Display device with a narrow frame
JP6837510B2 (en) Electronics
KR102563782B1 (en) Display device
CN108417602B (en) Method for manufacturing organic EL device, and electronic apparatus
US6686063B2 (en) Organic electroluminescent device, method for manufacturing organic electroluminescent device, and electronic apparatus
US6906458B2 (en) Method for manufacturing organic EL device, organic EL device and electronic apparatus
JP2019124960A (en) Electronic apparatus
JP2010027504A (en) Organic el device and electronic apparatus
CN112786647A (en) Display device with substrate holes
JP2008153043A (en) Electroluminescent apparatus and electronic equipment
CN220755384U (en) Display panel and display device
CN117918041A (en) Display panel, manufacturing method thereof and display device

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: EL TECHNOLOGY FUSION GODO KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;REEL/FRAME:047998/0879

Effective date: 20181012

AS Assignment

Owner name: ELEMENT CAPITAL COMMERCIAL COMPANY PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EL TECHNOLOGY FUSION GODO KAISHA;REEL/FRAME:059912/0458

Effective date: 20211228