US9747968B2 - Magnetic RAM array architecture - Google Patents
Magnetic RAM array architecture Download PDFInfo
- Publication number
- US9747968B2 US9747968B2 US15/356,117 US201615356117A US9747968B2 US 9747968 B2 US9747968 B2 US 9747968B2 US 201615356117 A US201615356117 A US 201615356117A US 9747968 B2 US9747968 B2 US 9747968B2
- Authority
- US
- United States
- Prior art keywords
- memory
- ntron
- current
- memory element
- mram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005291 magnetic effect Effects 0.000 title claims abstract description 41
- 230000015654 memory Effects 0.000 claims abstract description 110
- 238000000034 method Methods 0.000 claims description 13
- 238000012546 transfer Methods 0.000 claims description 8
- 230000005355 Hall effect Effects 0.000 claims description 5
- 230000004907 flux Effects 0.000 claims description 4
- 210000004027 cell Anatomy 0.000 description 52
- 230000008859 change Effects 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000005415 magnetization Effects 0.000 description 5
- 239000000872 buffer Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000005294 ferromagnetic effect Effects 0.000 description 4
- 239000002887 superconductor Substances 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000000696 magnetic material Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 239000002070 nanowire Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000021715 photosynthesis, light harvesting Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000003756 stirring Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 210000000635 valve cell Anatomy 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1655—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1657—Word-line or row circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1659—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
Definitions
- the present invention relates generally to magnetic memories; and more particularly to magnetic RAM array architectures.
- Superconductivity is a phenomenon of zero electrical resistance and expulsion of magnetic fields occurring in certain materials when cooled below a characteristic critical temperature.
- Superconductors are used to build Josephson junctions which are the building blocks of superconducting digital electronics for superconductive computers, Josephson based sensors, such as superconducting quantum interference devices (SQUIDs), and quantum computing devices.
- Magnetic memories are also used in superconductive computers, where the environment is very cold and the traditional transistors (or pn-junctions) are not practical, because of the inefficiency of their intrinsic energy usage compared to Josephson Junction circuits or a magnetic memory circuit.
- Magnetoresistive or Magnetic random-access memory is a non-volatile random-access memory (RAM) that stores data in magnetic storage elements.
- the magnetic storage elements are typically formed from two ferromagnetic plates separated by a thin insulating layer. Each of the ferromagnetic plates can hold a magnetization, with one of the two plates being a permanent magnet with a specific polarity, but the magnetization of other plate can be changed to match that of an external field to store data.
- This configuration is known as a spin valve and is a simplified structure for an MRAM cell.
- a magnetic RAM device can then be formed from a grid of such spin valve cells.
- a spin valve is a device that includes two or more conducting magnetic materials, the electrical resistance of which can change depending on the relative alignment of the magnetization in the layers.
- the electrical resistance change is a result of the Giant Magnetoresistive effect, which is a quantum mechanical magnetoresistance effect in thin-film structures formed from alternating ferromagnetic and non-magnetic conductive layers.
- the magnetic layers of a spin valve device align directionally, for example, up or down, depending on an external magnetic field applied to the device.
- a spin valve device consists of a non-magnetic material sandwiched between two ferromagnets, one of which is fixed (pinned) by an antiferromagnet which acts to raise its magnetic coercivity and behaves as a “hard” layer, while the other is free (unpinned) and behaves as a “soft” layer. Due to the difference in coercivity, the soft layer changes polarity at lower applied magnetic field strength than the hard one. Upon application of a magnetic field of appropriate strength, the soft layer switches polarity, producing two distinct states consisting of a parallel, low-resistance state, and an antiparallel, high-resistance state.
- a spin transfer torque is an effect that modifies the orientation of a magnetic layer in a spin valve device and can be changed using a spin-polarized current.
- STT uses spin-aligned (“polarized”) electrons to directly torque a nearby layer. Specifically, if the electrons flowing into a layer have to change their spin, this will develop a torque that will be transferred to the nearby layer. This lowers the amount of current needed to write to the cells of an MRAM, making it similar to a read process of the MRAM.
- SHE Spin Hall Effect
- One of the substantial problems with current magnetic memory architectures is that they cannot perform “bit select,” without using traditional transistors. Typically, one or more three terminal device such as a transistor is used at each memory cell location to individually select a bit or word in a memory array for read and writing operations. Another problem with magnetic memory array architectures is the relative high density of such array resulting in smaller memory capacity and/or larger packaging size. Moreover, most of the existing magnetic memory architectures are unscalable, electrically incompatible or energy inefficient.
- the claimed invention utilizes a recently discovered three terminal superconducting device to efficiently perform both memory read and write operations.
- the present invention is a magnetic random access memory (MRAM) array including: a plurality of MRAM cells arranged in an array configuration, each comprising a first type nTron and a magnetic memory element; a wordline select circuit comprising of a second type nTron to drive a plurality of parallel wordlines; and a plurality of bitline select circuits, each comprising of said second type nTron for writing to and reading from a column of memory cells in the array and each capable of selecting a single MRAM cell for a memory read or write operation, wherein the second nTron has a higher current drive than the first nTron.
- MRAM magnetic random access memory
- the present invention is a method for writing to and reading from a magnetic random access memory (MRAM) array, each memory cell in the array comprising of a memory cell select nTron (SnT) and a memory element.
- the method includes: selecting a memory cell of the MRAM array by driving a word line and a bit line by a line select nTron (LnT), wherein the LnT has a higher current drive than the SnT; performing a memory write operation to a single MRAM cell by applying an LnT signal at a gate of the SnT of the single MRAM cell to switch the SnT to a resistive state; and performing a memory read operation from a single MRAM cell by applying an SFQ signal at a gate of the SnT of the single MRAM cell to switch the SnT to a resistive state, applying a current to the memory element smaller than a critical current of the memory element to keep the memory element at its current state while being read, and sensing the voltage at the memory element
- the magnetic memory element may be a Cryogenic Orthogonal Spin-Transfer (COST) device, which may include an inductance.
- COST Cryogenic Orthogonal Spin-Transfer
- CSHE Cryogenic Spin Hall Effect
- FIG. 1 is an Illustrative example of a memory subsystem, according to some embodiments of the present invention.
- FIG. 2A shows a COST-nTron memory cell and FIG. 2B illustrates an array of such memory cells, according to some embodiments of the present invention.
- FIG. 3A depicts a CSHE-nTron memory cell and FIG. 3B shows an array of such memory cells, according to some embodiments of the present invention.
- FIG. 4 illustrates an exemplary schematic of a PMA CSHE device, according to some embodiments of the present invention.
- FIGS. 5A and 5B show an exemplary bit select nTron (SnT), according to some embodiments of the present invention.
- FIGS. 6A and 6B depict an exemplary world line nTron (LnT), according to some embodiments of the present invention.
- the present invention is a Spin Transfer Energy-efficient multi-bit memory subsystem for a cryogenic heterogeneous (HSA) system capable of handling more than 10 GHz clock rates.
- the invention optimizes trade-offs of latency, power and speed comprised of circuit technology, based on Energy-Efficient Single Flux Quantum (ERSFQ) control logic, spin-transfer magnetic random-access-memory and 3-terminal superconducting logic.
- ERSFQ technology is an emerging technology and is described in more detail in “O. A. Mukhanov Energy-Efficient Single Flux Quantum Technology, IEEE Trans. Appl. Supercond. 21, no. 3, pp. 760-769, June 2011” (“[1]”), the entire contents of which is hereby incorporated by reference.
- the present invention uses an improved Cryogenic Orthogonal Spin-Transfer Magnetic RAM (COST-MRAM)) as the MRAM cells.
- COST-MRAM Cryogenic Orthogonal Spin-Transfer Magnetic RAM
- the present invention uses a new 3-terminal memory, Cryogenic Spin Hall Effect Spin-Transfer Magnetic RAM (CSHE ST-MRAM) as the MRAM cells that provide an additional benefit of easier state discrimination to facilitate faster and more efficient read operations.
- the invention is compatible with two energy-efficient control logic technologies, ERSFQ and Reciprocal Quantum Logic (RQL).
- An exemplary low-power superconductor logic is described in more detail in “Quentin P. Herr, Anna Y. Herr, Oliver T. Oberg, and Alexander G. Sicilnidis, Ultra-low-power superconductor logic , J. Appl. Phys. 109, 103903 (2011)” (“[2]”), the entire contents of which is hereby incorporated by reference.
- the present invention employs enhanced COST-MRAM or CSHE ST-MRAM (utilizing Josephson junctions) and integrates with both an ERSFQ controller logic and 3-terminal nanowire (nTron) circuits to build two types of memory cells and directly integrates them with superconductors. This enables greater densities and cross point architectures.
- COST devices are relatively mature compared to CSHE devices, however, they are 2-terminal devices.
- CSHE can be three-terminal, where a low impedance circuit element can be used for the write operation and a separate high impedance element for the read operation.
- SFQ Single Flux Quantum
- Typical 2-terminal devices do not share this duplicity and suffer from the tradeoff of write energy versus readout signal when only one channel is used for both operations, because if a low impedance terminal is needed for writing while a high impedance would result in greater SnT obviously both cannot be obtained from the same terminal.
- nTron 3-terminal circuits are used, which are large impedance devices and have shown to be able to drive currents in the order of several mA.
- the nTron logic can be utilized to charge bitlines or wordlines, for example, 64 elements deep.
- the 3-terminal nTron is analogous to inverse FETs and it can be used as a bit select element in a cross point architecture.
- the logic switching of the array is performed via an SFQ pulse trigger.
- the present invention utilizes a known memory controller logic to control the operation of the magnetic RAM array by using a ERSFQ circuit, which is based on the RSFQ.
- ERSFQ circuits are major improvement upon the existing RSFQ circuits since there is zero static power dissipation which accounts for more than 90% of the power dissipated by conventional RSFQ.
- RQL Reciprocal Quantum Logic
- ERSFQ relies on digital clock distribution networks and DC power as opposed to RQL's global microwave biasing for power and clock. This presents few advantages.
- One advantage is that there is no limitation on clock frequencies for ERSFQ. This obviates the challenging engineering problem of distributing very high frequency microwave clocks.
- clock signals for ERSFQ can be generated on chip with a DC bias, as opposed to relying on injecting high-power room temperature synthesized microwave signals.
- critical current reduction a majority of the energy saving of RQL is achieved by critical current reduction. This motivates the choice of ERSFQ since there is a tradeoff between write currents and speed for the MRAM devices.
- reduction of critical current reduces energy dissipation but at the cost of increased bit error rates and decreased performance of MRAM switching times.
- FIG. 1 is an illustrative example of a memory subsystem for a quantum computer or a superconductive computer, according to some embodiments of the present invention.
- the SFQ/MRAM memory system comprises of a main memory bank 108 , a CPU with associated control and logic 102 , a memory controller 106 , a memory bank selector and optional DMA 110 , an optional cache hierarchy 112 , and an optional parallel accelerator 104 , implemented by SFQ or similar methods.
- a more detailed block diagram of the cache or the main memory is designated by item 114 , which includes a plurality of MRAM subarrays, and data input/output and word/bit select lines.
- Each MRAM subarray is depicted by item 116 , which includes a plurality of MRAM memory cells, one or more known address buffers feeding a column decoder and a row decoder, data sensors (sense amplifiers) SA, and data buffers.
- Data buffers store the data and address bits that are sent to the decoders.
- Each of the row decoder and column decodes and sends an SFQ signal to a corresponding line driver nTron (LnT) at the array edge.
- LnTs are selected and charge a line in half select mode.
- SA for example SFQ comparator known in the art, and subsequently stored in a data buffer.
- the peripheral SFQ-based circuitry is well known in the art.
- the MRAM memory cells comprise of enhanced COST-MRAM or CSHE ST-MRAM and 3-terminal nTron circuits to form two alternative types of memory cells and directly integrate them with the rest of the building block of a quantum computer or a superconductive computer.
- crosspoint memory arrays are deigned and organized into performance optimized memory blocks.
- An exemplary crosspoint memory structure 116 is depicted in FIG. 1 .
- SFQ systems require that one or more transient pulses trigger a row access without significant signal attenuation.
- the problem of pulse degradation is thus exacerbated in crosspoint structures, where sneak currents leak through adjacent memory elements and reduce the readable signal amplitude.
- the present invention mitigates this problem with a methodology to size memory arrays and place Josephson junctions nTron within array rows and columns to restore the signal during a read.
- FIG. 2A shows a COST-nTron memory cell and FIG. 2B illustrates an array of such memory cells, according to some embodiments of the present invention.
- the MRAM memory cell of these embodiments is based on a combination of Cryogenic Orthogonal Spin Transfer (COST) elements and nTron devices, also referred to as nanowire devices (NWDs).
- COST Cryogenic Orthogonal Spin Transfer
- NWD nanowire devices
- the nTron (NWD) acts as a cell selecting device functionally similar to a FET in a typical room temperature STT MRAM cell.
- WL word line
- the word addressable write occurs on overlap of nTron impulse which loosens constraints on SFQ timing.
- SFQ pulse are very short (typically less than 2 ps) and thus synchronizing the pulses is difficult.
- the reason the constraint is loosened is that the nTron pulse is 1-2 ns in duration and therefore synchronization timing constraints are much easier to meet.
- the wordline select (line driver) nTron (LnT) has different requirements than the bitline select nTron (SnT).
- LnT needs to driver a number of (for example n) parallel SnT in the bitlines and therefore needs a larger bias and longer pulse duration to switch all of the SnTs in the line, and be capable of being triggered by an incoming data or address SFQ signal at the periphery.
- the SnT requires smaller channel current, smaller trigger current, and shorter pulse duration. Exemplary schematics of an LnT and a SnT are depicted in FIGS. 5A and 6A , and described below in more detail.
- the circuit in FIG. 2A is a single cell of the COST/nTron, specifically an SnT. As shown, the circuit is comprised of an nTron 202 coupled in parallel with a COST device 204 . Without a gate trigger current at the gate of nTron 202 , current controlled by an SFQ circuit flows from top to bottom, the nTron 202 is therefore superconducting and thus all the current flows through the nTron. When a gate trigger is present, the nTron 202 is switched to the normal (resistive) state and current is then shunted to the COST device 204 to switch the (magnetic) state of the COST device 204 . The binary (magnetic) state represents a binary data in the COST device 204 .
- FIG. 2B shows an extension of the single memory cell of FIG. 2A to a memory array that is control by LnT type nTrons.
- a sample write operation is shown where the bitline 206 and the word line 208 (shown by the arrow) are activated for the memory cell 210 .
- an address arrives (logical “1”) at the WLx
- the LnT is triggered and charges that word line.
- data from the bitline Bly arrives at the same cells in the selected word.
- the cell operation as described before then results in either a write (high current) or no operation (low current). That is, is there is sufficient current (logical “1”) the state of the magnetic memory cell is switched. However, when there is not sufficient current, the state stays the same.
- FIG. 3A depicts a CSHE-nTron memory cell and FIG. 3B shows an array of such memory cells, according to some embodiments of the present invention.
- the memory element based on Cryogenic Spin Hall Effect (CSHE) has low write resistance and exhibits high magneto resistance.
- the CSHE is a three-terminal device that decouples read and write operations.
- the invention employs a new nTron-based switch as a selection element for write operation.
- the read operation requires separate grid of impedance-matched lines for transmitting voltage pulses along a row line, while sensing their responses (i.e., their resistance) along all columns, thus providing word-access memory readout.
- the nTron-based cell selector behaves similar to a FET in a conventional MRAM.
- the circuit in FIG. 3A is a single cell of the CSHE/nTron, specifically an SnT, which comprises of an nTron 302 in parallel with a CSHE device 304 . If current, controlled by the an SFQ circuit flows from the select Wx line 306 , the nTron is superconducting without a gate trigger on select Wy line 308 and all the current flows through the nTron. If a gate trigger is present, the nTron 302 is switched to the normal state and current is shunted to the CSHE device 304 to switch its state for a write operation. The state of the CSHE device 304 is then read by measuring its resistance by applying the sufficiently current (low enough not to change the state while it is being read) and measuring the voltage.
- FIG. 3B shows an extension of the single memory cell to an array that would be controlled by similar LnT type nTrons as described previously.
- data from Wy arrives at the same cells in the selected word line Wx 306 , and subsequently results in a memory write operation. That is, when the device has a current applied beyond its critical switching current, the state of the device changes from high resistance to low resistance.
- a memory read operation is performed by applying a Read row pulse 310 , i.e., sufficiently low not to charge the state of the memory cell.
- the voltage drop across the Magnetic Tunnel Junction (MTJ) of the memory cell 314 is then readout by a known sensing circuit (not shown), for example, a known SFQ comparator. This creates a component of a memory subsystem that seamlessly fits into the larger hierarchy of an MRAM array.
- a known sensing circuit not shown
- FIG. 4 illustrates an exemplary schematic of a Perpendicularly Magnetized (PM) CSHE device, according to some embodiments of the present invention.
- the PM CSHE device utilizes a Magnetic Tunnel Junction (MTJ) with a synthetic anti-ferromagnet fixed layer above the MgO, and capped by an in-plane magnetic bias layer.
- the illustrated device has Nb superconducting contacts that connect to the spin Hall metal layer providing a low resistance write channel.
- the spin Hall metal then propagates opposing spin currents to the upper and lower boundary of the metal. This spin polarized current then exerts a torque on the bottom free layer in red.
- the magnetic tunnel barrier is formed by the MgO between the ferromagnetic red layers. Black arrows represent the magnetization of the layer. Depending on the orientation of the magnetization in the free layer, a different voltage across the junction V MTJ is measured.
- FIGS. 5A and 5B show an exemplary bit select nTron (SnT), according to some embodiments of the present invention.
- an SnT comprises of a single nTron 504 with a channel critical current (Ic) of, for example, 20 ⁇ A and a gate current I G of, for example, 5 ⁇ A.
- the gate of the nTron 504 is configured to be triggered by an nTron pulse 506 from an LnT (described below).
- the memory cell 510 in FIG. 5B is composed of an SnT 504 and a COST device 512 .
- An additional inductance 514 may be added to reset the nTron to the superconducting state.
- the value of the inductor L is chosen based on the RL time constant of the COST device 512 to yield a 1-2 ns reset.
- current is applied to the memory cell and is shunted by the nTon, when in the superconducting state, while no current passes through the MRAM.
- the nTron receives an SFQ pulse at the gate, it switches the channel to a high resistance state and then diverts the current to the MRAM COST device 512 .
- the MRAM's critical switching current changes its magnetoresistance state from high to low resistance, which is an indication of the binary data stored in the COST device.
- This change in resistance (state) is readout out by applying a low select current to the array while the nTron is in the high resistance state.
- the current applied to the MRAM COST device 512 in a read operation needs to be sufficiently lower than the MRAM's critical switching current so that the applied current does not change the state of the memory cell while it is being read from.
- the state of the MRAM COST device 512 (that is a binary 1 or a binary 0) is read by applying a current (low select or half select current) to the memory cell and reading the voltage at its base.
- the voltage would be an indication of the resistance of the memory cell, which then indicates which (resistive) state the memory cell is in.
- the state of the MRAM COST device 512 (that is a binary 1 or a binary 0) is read by applying a voltage (low select or half select voltage) to the memory cell and reading the current at its base to determine the resistance of the memory cell.
- FIGS. 6A and 6B depict an exemplary world line nTron (LnT), according to some embodiments of the present invention.
- LnT world line nTron
- an LnT 602 includes a single nTron 604 with a channel critical current (Ic) of, for example, 2 mA (higher that the Ic current of the SnT in FIG. 5A ) and a gate current I G of, for example, 2 ⁇ A.
- Ic channel critical current
- the gate is configured to be triggered by an SFQ pulse from a known SFQ address decoder or data bitline circuit (not shown).
- the channel current Ic is optimized to drive a linear array of bit select nTrons (SnTs).
- the linear array comprises of a 64 bit word, that is, the LnT is capable of driving 64 SnTs.
- the memory array 610 in FIG. 6B shows a configuration of the LnT devices used for both word and bit write and read operations. As shown, current is applied to the nTron channel by an SFQ circuit. When in the superconducting state, the nTron shunts this current to ground while no current passes through the SnT array.
- the nTron When the nTron receives an SFQ pulse at the gate, it switches the channel to a high resistance state and then diverts the current to the SnT array for both word and bit write and read operations.
- the read and write operations for the memory cells are described above with respect to FIGS. 2 and 5 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Hall/Mr Elements (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/356,117 US9747968B2 (en) | 2014-07-29 | 2016-11-18 | Magnetic RAM array architecture |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462030333P | 2014-07-29 | 2014-07-29 | |
US14/812,812 US9552862B2 (en) | 2014-07-29 | 2015-07-29 | Magnetic ram array architecture |
US15/356,117 US9747968B2 (en) | 2014-07-29 | 2016-11-18 | Magnetic RAM array architecture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/812,812 Division US9552862B2 (en) | 2014-07-29 | 2015-07-29 | Magnetic ram array architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170069367A1 US20170069367A1 (en) | 2017-03-09 |
US9747968B2 true US9747968B2 (en) | 2017-08-29 |
Family
ID=55180699
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/812,812 Active US9552862B2 (en) | 2014-07-29 | 2015-07-29 | Magnetic ram array architecture |
US15/356,117 Active US9747968B2 (en) | 2014-07-29 | 2016-11-18 | Magnetic RAM array architecture |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/812,812 Active US9552862B2 (en) | 2014-07-29 | 2015-07-29 | Magnetic ram array architecture |
Country Status (1)
Country | Link |
---|---|
US (2) | US9552862B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160028402A1 (en) * | 2013-03-11 | 2016-01-28 | Massachusetts Institute Of Technology | Superconducting three-terminal device and logic gates |
US10923646B2 (en) | 2018-11-30 | 2021-02-16 | Microsoft Technology Licensing, Llc | Superconducting switch having a persistent and a non-persistent state |
US11200947B2 (en) | 2018-02-05 | 2021-12-14 | Massachusetts Institute Of Technology | Superconducting nanowire-based programmable processor |
US11329211B2 (en) | 2015-04-03 | 2022-05-10 | Massachusetts Institute Of Technology | Current crowding in three-terminal superconducting devices and related methods |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9552862B2 (en) * | 2014-07-29 | 2017-01-24 | Raytheon Bbn Technologies Corp. | Magnetic ram array architecture |
US9825217B1 (en) * | 2016-05-18 | 2017-11-21 | Samsung Electronics Co., Ltd. | Magnetic memory device having cobalt-iron-beryllium magnetic layers |
US10229722B2 (en) | 2017-08-01 | 2019-03-12 | International Business Machines Corporation | Three terminal spin hall MRAM |
WO2019155957A1 (en) * | 2018-02-06 | 2019-08-15 | 国立大学法人東北大学 | Magnetoresistance effect element, circuit device, and circuit unit |
GB2579058A (en) * | 2018-11-16 | 2020-06-10 | Inst Jozef Stefan | Memory device and method for its operation |
US11334786B2 (en) | 2019-04-25 | 2022-05-17 | International Business Machines Corporation | System and method for an error-aware runtime configurable memory hierarchy for improved energy efficiency |
US11282557B2 (en) * | 2020-06-22 | 2022-03-22 | Micron Technology, Inc. | Magnetic cache for a memory device |
CN113095015B (en) * | 2021-05-08 | 2024-05-24 | 中国科学院上海微系统与信息技术研究所 | SFQ time sequence circuit comprehensive calculation method, system and terminal |
AU2022289736A1 (en) | 2021-06-11 | 2024-02-01 | Caleb JORDAN | System and method of flux bias for superconducting quantum circuits |
CN113764459A (en) * | 2021-09-07 | 2021-12-07 | 中国科学院上海微系统与信息技术研究所 | Low-temperature magnetic superconducting hybrid storage unit and memory |
CN114267388B (en) * | 2021-11-17 | 2023-03-10 | 电子科技大学 | MRAM chip circuit based on abnormal spin quantum Hall effect |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090302394A1 (en) * | 2008-06-10 | 2009-12-10 | Toshiba America Research, Inc. | Cmos integrated circuits with bonded layers containing functional electronic devices |
US20130270508A1 (en) * | 2012-04-11 | 2013-10-17 | Agency For Science, Technology And Research | Non-Volatile Memory Device and Method of Forming the Same |
US20160035404A1 (en) * | 2014-07-29 | 2016-02-04 | Raytheon Bbn Technologies Corp. | Magnetic ram array architecture |
-
2015
- 2015-07-29 US US14/812,812 patent/US9552862B2/en active Active
-
2016
- 2016-11-18 US US15/356,117 patent/US9747968B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090302394A1 (en) * | 2008-06-10 | 2009-12-10 | Toshiba America Research, Inc. | Cmos integrated circuits with bonded layers containing functional electronic devices |
US20130270508A1 (en) * | 2012-04-11 | 2013-10-17 | Agency For Science, Technology And Research | Non-Volatile Memory Device and Method of Forming the Same |
US20160035404A1 (en) * | 2014-07-29 | 2016-02-04 | Raytheon Bbn Technologies Corp. | Magnetic ram array architecture |
Non-Patent Citations (4)
Title |
---|
Adam McMacaughan & Karl Berggren, "A supperconducting-nanowire 3-terminal elelctronic device", 2014, MIT. See document at https://arxiv.org/ftp/arxiv/papers/1403/1403.6423.pdf. * |
Karl Berggren & Adam McCaughan, "Berggren, McCaughan devise nTron for new superconducting chips", 2014, MIT. see document at https://www.eecs.mit.edu/news-events/media/berggren-mccaughan-devise-ntron-new-superconducting-computer-chips. * |
Larry Hardesty, "Superconducting circuits, simplified-New circuit design could unlock the power of experimental superconducting computer chips", Oct. 17, 2014, MIT News Office. See document at http://news.mit.edu/2014/cheaper-superconducting-computer-chips-1017. * |
Larry Hardesty, "Superconducting circuits, simplified—New circuit design could unlock the power of experimental superconducting computer chips", Oct. 17, 2014, MIT News Office. See document at http://news.mit.edu/2014/cheaper-superconducting-computer-chips-1017. * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160028402A1 (en) * | 2013-03-11 | 2016-01-28 | Massachusetts Institute Of Technology | Superconducting three-terminal device and logic gates |
US10171086B2 (en) * | 2013-03-11 | 2019-01-01 | Massachusetts Institute Of Technology | Superconducting three-terminal device and logic gates |
US11329211B2 (en) | 2015-04-03 | 2022-05-10 | Massachusetts Institute Of Technology | Current crowding in three-terminal superconducting devices and related methods |
US11200947B2 (en) | 2018-02-05 | 2021-12-14 | Massachusetts Institute Of Technology | Superconducting nanowire-based programmable processor |
US10923646B2 (en) | 2018-11-30 | 2021-02-16 | Microsoft Technology Licensing, Llc | Superconducting switch having a persistent and a non-persistent state |
Also Published As
Publication number | Publication date |
---|---|
US20170069367A1 (en) | 2017-03-09 |
US20160035404A1 (en) | 2016-02-04 |
US9552862B2 (en) | 2017-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9747968B2 (en) | Magnetic RAM array architecture | |
US10923646B2 (en) | Superconducting switch having a persistent and a non-persistent state | |
KR102543879B1 (en) | Magnetic junctions programmable using spin-orbit interaction torque in the absence of an external magnetic field | |
US7852662B2 (en) | Spin-torque MRAM: spin-RAM, array | |
US9443576B1 (en) | Josephson magnetic random access memory with an inductive-shunt | |
US9620562B2 (en) | Voltage-controlled magnetic anisotropy switching device using an external ferromagnetic biasing film | |
US8971977B2 (en) | Superconducting devices with ferromagnetic barrier junctions | |
US7932571B2 (en) | Magnetic element having reduced current density | |
KR101690855B1 (en) | Josephson magnetic memory cell system | |
US8976577B2 (en) | High density magnetic random access memory | |
EP3811362B1 (en) | Magnetic josephson junction driven flux-biased superconductor memory cell and methods | |
US9129692B1 (en) | High density magnetic random access memory | |
US8750036B2 (en) | Unipolar spin-transfer switching memory unit | |
CN112703674B (en) | Superconducting memory with torque based on Josephson phase | |
US20200005844A1 (en) | Compact magnetic storage memory cell | |
US20140296076A1 (en) | Magnetic memory system and methods in various modes of operation | |
CN104303326A (en) | Spin transistor employing piezoelectric layer and related memory, memory system, and method of manufacturing thereof | |
CN109524035B (en) | Memory cell, embedded memory and read-write method thereof | |
US10079337B2 (en) | Double magnetic tunnel junction with dynamic reference layer | |
Kerman et al. | Magnetic tunnel junction based magnetoresistive random access memory | |
US12080343B2 (en) | Read and write enhancements for arrays of superconducting magnetic memory cells | |
Sverdlov et al. | CMOS technology compatible magnetic memories | |
CN113764459A (en) | Low-temperature magnetic superconducting hybrid storage unit and memory | |
Skorjanec | ELECTRICAL TECHNOLOGIES |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAYTHEON BBN TECHNOLOGIES CORP., MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OHKI, THOMAS;REEL/FRAME:041342/0043 Effective date: 20160818 Owner name: HYPRES, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MUKHANOV, OLEG;KIRICHENKO, ALEX;REEL/FRAME:041342/0191 Effective date: 20151208 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN) |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AVIDBANK, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:HYPRES, INC.;REEL/FRAME:056617/0116 Effective date: 20200518 |
|
AS | Assignment |
Owner name: HYPRES, INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:AVIDBANK;REEL/FRAME:068348/0909 Effective date: 20240806 |
|
AS | Assignment |
Owner name: RTX BBN TECHNOLOGIES, INC., MASSACHUSETTS Free format text: CHANGE OF NAME;ASSIGNOR:RAYTHEON BBN TECHNOLOGIES CORP.;REEL/FRAME:068748/0419 Effective date: 20240126 |