[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US7605474B2 - Structure of polymer-matrix conductive film and method for fabricating the same - Google Patents

Structure of polymer-matrix conductive film and method for fabricating the same Download PDF

Info

Publication number
US7605474B2
US7605474B2 US11/477,412 US47741206A US7605474B2 US 7605474 B2 US7605474 B2 US 7605474B2 US 47741206 A US47741206 A US 47741206A US 7605474 B2 US7605474 B2 US 7605474B2
Authority
US
United States
Prior art keywords
polymer
conductive film
matrix
conductive
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/477,412
Other versions
US20060243972A1 (en
Inventor
Ruoh Huey Uang
Yu Chih Chen
Ren Jen Lin
Syh Yuh Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industrial Technology Research Institute ITRI filed Critical Industrial Technology Research Institute ITRI
Priority to US11/477,412 priority Critical patent/US7605474B2/en
Publication of US20060243972A1 publication Critical patent/US20060243972A1/en
Application granted granted Critical
Publication of US7605474B2 publication Critical patent/US7605474B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/02—Contact members
    • H01R13/22—Contacts for co-operating by abutting
    • H01R13/24—Contacts for co-operating by abutting resilient; resiliently-mounted
    • H01R13/2407—Contacts for co-operating by abutting resilient; resiliently-mounted characterized by the resilient means
    • H01R13/2414—Contacts for co-operating by abutting resilient; resiliently-mounted characterized by the resilient means conductive elastomers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R4/00—Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation
    • H01R4/04—Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation using electrically conductive adhesives
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0242—Shape of an individual particle
    • H05K2201/026—Nanotubes or nanowires
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/08—Magnetic details
    • H05K2201/083—Magnetic materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10378—Interposers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/0726—Electroforming, i.e. electroplating on a metallic carrier thereby forming a self-supporting structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/104—Using magnetic force, e.g. to align particles or for a temporary connection during processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/755—Nanosheet or quantum barrier/well, i.e. layer structure having one dimension or thickness of 100 nm or less
    • Y10S977/761—Superlattice with well or barrier thickness adapted for increasing the reflection, transmission, or filtering of carriers having energies above the bulk-form conduction or valence band energy level of the well or barrier, i.e. well or barrier with n-integer-λ-carrier-/4 thickness
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • Y10S977/766—Bent wire, i.e. having nonliner longitudinal axis
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • Y10S977/766—Bent wire, i.e. having nonliner longitudinal axis
    • Y10S977/768—Helical wire
    • Y10S977/77—Helical wire formed with polyamide polymers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/778—Nanostructure within specified host or matrix material, e.g. nanocomposite films
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49204—Contact or terminal manufacturing

Definitions

  • the present invention relates to a Z-axis conductive film and a method for fabricating the same, and more particularly, the present invention relates to a composite conductive film including a polymer matrix and conductive nanowires and a method for fabricating the same.
  • Z-axis conductive films Interconnection technology of a flip-chip package for the I/O pitch less than 50 ⁇ m (micrometer) is accomplished by Z-axis conductive films.
  • Z-axis conductive film cannot be used in a flip-chip package with pitch smaller than 30 ⁇ m because the size of the conductive particles in Z-axis conductive film is approximately 3 ⁇ m, and this size cannot be reduced any further.
  • Z-axis conductive film cannot be used in the flip-chip package of the pitch less than 30 ⁇ m.
  • the electrical conduction of Z-axis conductive film is realized by contact between metallic films chemically electroplated on surfaces of polymer particles and electrodes of a chip and a substrate. This contact is a kind of physical contact, and has a larger joint resistance relative to the chemical joint of soldering. Hence, Z-axis conductive film is not suitable for integrated circuit devices driven by current.
  • joint resistance is related to the density of the conductive particles in conductive film.
  • the density of the conductive particles in conventional Z-axis conductive film is not very high for the purpose of maintaining insulation in X and Y directions (i.e. avoiding lateral short circuits).
  • the electrodes' areas decrease. Joint resistance will be increased as the density of the conductive particles is decreased.
  • solder bumps are used to electrically connect the electrodes of the chip and substrate. Since the coefficients of thermal expansion (CTE) of the chip and substrate are mismatched, the stress there between adversely influences the reliability of the connection of the chip and the substrate. It is necessary to use underfill between the chip and the substrate after packaging. However, when the jointing pitch is reduced to a size of less than 100 ⁇ m, the underfill does not easily enter the space between the chip and the substrate.
  • CTE coefficients of thermal expansion
  • the current methods to resolve this drawback include: (i) replacing the ball-shaped solder bump with a copper stud having a high height-to-width ratio to increase the gap between the chip and the substrate; and (ii) adapting conductive polymer bumps with low Young's modulus to serve as stress buffers.
  • the Young's modulus of the copper stud is larger than that of the solder bump, and is a poor stress buffer.
  • the resistance of the conductive polymer is at least ten times greater than that of metal. Therefore, the conductive polymer is not suitable for electrical connection of the flip-chip package with fine pitches and small electrode areas.
  • a Z-axis conductive film for electrical connection of a fine-pitched flip-chip package was developed.
  • U.S. Pat. No. 5,805,426, entitled “Microelectronic Assembles Including Z-Axis Conductive Films” provides a Z-axis conductive film, as shown in FIG. 1 , which uses a nanoporous polymer film as a template. By filling pores of the polymer film, a composite conductive film formed of nanowires ( 31 , 34 , 37 ) and polymer is provided. The chip and substrate can be directly press jointed together by this composite conductive film.
  • the CTE of the composite conductive film can be varied or its thermal conductivity can be increased by selectively filling different metals in the pores of different positions.
  • the nanoporous polymer film is made by exposing a nonporous resin film to accelerated ion beam having sufficient energy or a light beam to pass through the entire thickness of the film. The above method is costly and time-consuming. Moreover, the uniformity of the pore diameters is not easily controlled. The differences of the pore diameters can be as great as hundreds of nanometers or more.
  • the polymer film cannot be a B-stage polymer.
  • the polymer film cannot provide sufficient adhesion during a subsequent jointing step by thermal press to maintain contact between the electrodes of the chip and the substrate and metal nanowires.
  • the reliability of electrical connection of the composite polymer film is degraded.
  • U.S. Pat. No. 5,262,226 provides an Z-axis conductive film, as shown in FIG. 2 , which includes an alumina substrate 2 having a plurality of metal nanowires 3 formed therein.
  • U.S. Pat. No. 5,262,226 thus provides a conductive film 1 made of an alumina substrate 2 and metal nanowires 3 , which is made by two methods.
  • One method involves selectively undergoing an anodic oxidation process to form a conductive film 1 composed of aluminum (Al) 3/alumina (Al 2 O 3 ) substrate 2 .
  • the conductive aluminum 3 can be replaced by solder ball/gold/solder ball.
  • this manufacturing method is limited to the capability of a photolithographic process, and can merely manufacture metal wires with a diameter of 20 ⁇ m or more.
  • the other method is firstly to manufacture a porous template of alumina, and then selectively electroplate metal in some of the pores to form a conductive film having a plurality of metal wires. Thereafter, one electrode is respectively formed at the upper and lower ends of each metal wire to joint a substrate-level chip.
  • Alumina Al 2 O 3
  • Alumina has good heat-dissipation and insulating properties, but its Young's modulus is too large and too fragile to release stress generated during packaging.
  • the adhesion between alumina and the substrate, as well as between alumina and the chip is insufficient to maintain electrical connection of the electrodes and the conductive film.
  • the intention is to provide a Z-axis conductive film with fine pitches, low resistance and high jointing strength, which can overcome the drawbacks of the prior art.
  • One objective of the present invention is to provide a structure of polymer-matrix conductive film and a method for fabricating the same, which is suitable for electrical connection between a fine-pitched chip and a fine-pitched substrate.
  • a second objective of the present invention is to provide a sandwiched polymer-matrix conductive film and a method for fabricating the same, which can provide a Z-axis conductive film with a larger adhesive area to strengthen the package of a semiconductor device.
  • a third objective of the present invention is to provide a structure of anisotropic polymer-matrix conductive film and a method for fabricating the same, which can provide an input/output redistribution function in order that the current substrate can be applied to a package of fine-pitched chip in the future.
  • the present invention provides a polymer-matrix conductive film, which includes a polymer-matrix conductive body having unidirectional conductivity, a plurality of conductive lines arranged parallel and spaced apart from each other and a polymer material filled in spacings of the conductive lines.
  • An adhesive layer is respectively formed on two opposite sides of the polymer-matrix conductive body along the direction of conductivity. Hence, a sandwiched polymer-matrix conductive film is provided.
  • a larger adhering area is provided between the chip and the substrate by the sandwiched polymer-matrix conductive film.
  • the portions of the chip and the substrate, except for their electrodes, are jointed with the polymer-matrix conductive film by the adhesive layer so as to enhance the package strength of the semiconductor device.
  • the present invention provides a method for fabricating a polymer-matrix conductive film, which comprises providing a template having a plurality of holes arranged parallel and spaced apart from each other and an electrode provided on one end of the holes; filling a first conductive material in the holes of the template over the electrode; filling a magnetic material in the holes on the first conductive material; removing the template to form a plurality of double-layered conductive lines arranged parallel and spaced apart from each other; applying a magnetic field upon the double-layered conductive lines and filling a polymer material in spacings of the double-layered conductive lines; and removing the electrode, a portion of the polymer material and the magnetic material to form the polymer-matrix conductive film with a plurality of conductive lines arranged parallel and spaced apart from each other.
  • the present method can manufacture a composite conductive film having a polymer matrix and a plurality of conductive lines less than nanometers formed therein, which is suitable for electrical connection between the chip and the substrate with fine pitches.
  • FIG. 1 is a schematic cross-sectional view of a conventional package of a semiconductor device utilizing a known Z-axis conductive film as an electrical connection;
  • FIG. 2 is a schematic cross-sectional view of another known Z-axis conductive film
  • FIGS. 3A through 3F are schematic cross-sectional views of a polymer-matrix conductive film corresponding to various stages of the present method according to a first preferred embodiment of the present invention
  • FIGS. 4F to 4G are schematic cross-sectional views of a polymer-matrix conductive film corresponding to the last two steps of the present method according to a second preferred embodiment
  • FIGS. 5F to 5G are schematic cross-sectional views of a polymer-matrix conductive film corresponding to the last two steps of the present method according to a third preferred embodiment
  • FIG. 6F is a schematic cross-sectional view of a variance of the present polymer-matrix conductive film
  • FIG. 6G is a schematic cross-sectional view of another variance of the present polymer-matrix conductive film
  • FIG. 7 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive film of the first preferred embodiment
  • FIG. 8 is a schematic exploded view of a package of a semiconductor device utilizing the polymer-matrix conductive film of the third preferred embodiment.
  • FIG. 9 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive films of FIGS. 6F and 6G .
  • the present invention provides a universal Z-axis conductive film, which comprises a polymer matrix and a plurality of conductive lines less than micro-sized.
  • the present Z-axis conductive film is suitable for a package of a semiconductor device in 45 nm technology node.
  • the polymer matrix can be made of a material with a low Young's modulus to aid as a stress buffer during the subsequent packaging of the semiconductor device.
  • the structure and composition of the conductive lines can be varied such that the present Z-axis conductive film can connect electrically with the chip and the substrate by bonding. The jointing resistance can thus be lowered.
  • the diameter of the currently-used conductive lines is approximately 200 nm (nanometers) or less and their length is 10 ⁇ m (micrometers) or more.
  • the height-to-width ratio of the conductive lines is high, and thus the conductive lines are easily inclined when subjected to external force.
  • the polymer matrix is preferably made of a thermosetting polymer with a glass transition temperature (T g ) higher than 250° C.
  • an adhesive layer can be formed respectively on two jointing surfaces of the present polymer-matrix conductive film to enhance jointing strength between the chip and the substrate, and also increasing insulation of the present Z-axis conductive film in X-Y directions.
  • the present polymer-matrix conductive film is a kind of composite film having a polymer matrix and a plurality of nanowires formed therein.
  • the nanowires are made of a low resistance metal and inactive for oxidation, such as gold and silver.
  • Multi-layered metal lines containing solder can be used as the nanowires for bonding to the electrodes of the substrate and chip.
  • the polymer matrix can be made of a thermosetting polymer with T g higher than 250° C. and a low Young's modulus to maintain the nanowires parallel in the vertical direction and buffer the stress generated during the jointing of the chip and the substrate.
  • the upper and lower surfaces of the nanowires/polymer matrix composite film can also be respectively coated with an adhesive layer in order that the portions of the chip and the substrate, except for their electrodes, joint with the polymer-matrix conductive film by the adhesive layer, increasing the adhering area and thus strengthening the package.
  • FIGS. 3A through 3F are schematic cross-sectional views of a polymer-matrix conductive film corresponding to various stages of the present method according to a first preferred embodiment of the present invention.
  • a template 300 is provided.
  • the template 300 includes a plurality of holes 301 arranged parallel and spaced apart from each other and an electrode 302 is provided at one end of the holes 301 .
  • the template 300 can be a template of alumina (Al 2 O 3 ) with pores of a size less than 200 nanometers.
  • the electrode 302 can be made of a high conductive material, such as gold or silver.
  • a first conductive material 303 is filled in the holes 301 over the electrode 302 .
  • a magnetic material 304 is filled in the holes 301 on the first conductive material 303 .
  • Double-layered nanowires are provided.
  • the first conductive material 303 such high conductive gold or silver
  • the magnetic material 304 such as cobalt or nickel, can be sequentially filled in the holes 301 by electroplating to form double-layered metal nanowires.
  • the template 300 is removed to form a plurality of double-layered conductive lines 303 and 304 arranged parallel and spaced apart from each other, such as double-layered metal wires of gold (silver) 303 /cobalt (nickel) 304 .
  • a magnetic field 305 is applied to the double-layered conductive lines 303 and 304 .
  • a polymer material 306 is filled in the spacings of the double-layered conductive lines 303 and 304 for example by diffusion.
  • the polymer material 306 can be made of a thermosetting polymer with a low Young's modulus, such as epoxy resin or polyimide, to maintain the double-layered conductive lines 303 and 304 parallel during subsequent manufacturing processes and serve as a stress buffer when packaging the semiconductor device.
  • the interaction between the magnetic field 305 and the magnetic material 304 helps to maintain the Z-directionality and the double-layered conductive lines 303 and 304 parallel after removing the template 300 and during the filling of the polymer material 306 .
  • the baked polymer material 306 is hardened.
  • a portion of the polymer material 306 and magnetic material 304 is polished and the electrode 302 is removed.
  • the polymer-matrix conductive film 30 with a plurality of conductive lines 303 arranged parallel and spaced apart from each other is provided.
  • the polymer-matrix conductive film 30 has a Z-directional conductivity.
  • an adhesive layer 307 preferably a B-stage polymer, is coated respectively on two opposite sides of the polymer-matrix conductive film 30 across the direction of conductivity.
  • a sandwiched polymer-matrix conductive film is provided, which increases the adhering area between the chip and the substrate and the jointing strength there between is enhanced.
  • FIGS. 4F to 4G are schematic cross-sectional views of the present polymer-matrix conductive film corresponding to the last two steps of the present method according to a second preferred embodiment of the present invention.
  • the former several steps of the second preferred embodiment are the same as those steps of the first preferred embodiment corresponding to drawings of FIGS. 3A to 3E .
  • a barrier layer 407 and a solder ball 408 are sequentially formed on two opposite ends of the conductive lines 403 of the polymer-matrix conductive film to form a polymer-matrix conductive film 40 with multi-layered conductive lines.
  • the multi-layer conductive lines 403 are arranged parallel and spaced apart from each other to provide unidirectional conductivity.
  • the barrier layer 407 between the conductive lines 403 and solder balls 408 can be made of nickel.
  • the polymer-matrix conductive film 40 can bond to the electrodes of the substrate and the chip.
  • an adhesive layer 409 preferably of a B-stage polymer, is respectively coated on the two opposite sides of the polymer-matrix conductive film 40 along the direction of conductivity to form the sandwiched polymer-matrix conductive film.
  • FIGS. 5F to 5G are schematic cross-sectional views of the present polymer-matrix conductive film corresponding to the last two steps of the present method according to a third preferred embodiment of the present invention.
  • the former several steps of the third preferred embodiment are the same as those steps of the first preferred embodiment corresponding to the drawings of FIGS. 3A to 3E .
  • a polymer-matrix conductive film 506 with a plurality of conductive lines 503 arranged parallel and spaced apart from each other is first provided.
  • a plurality of conductive pads 507 are formed on one side of the polymer-matrix conductive film along the direction of conductivity to serve as an electrical connection with the electrodes of the chip in the subsequent packaging process.
  • a dielectric layer 508 is formed on the other side of the polymer-matrix conductive film along the direction of conductivity.
  • a plurality of openings 509 are then formed in the dielectric layer 508 .
  • a second conductive material is filled in the openings 509 to form a conductive redistribution layer 510 under the dielectric layer 508 .
  • the conductive redistribution layer 510 is used as an electrical connection with the electrodes of the substrate.
  • the conductive redistribution layer 510 is formed on the jointing surfaces between the polymer-matrix conductive film and the substrate to enlarge input/output (I/O) pitches of the polymer-matrix conductive film for electrical connection with the substrate.
  • the currently used organic substrate can still be electrically connected with the chip by the polymer-matrix conductive film of the third preferred embodiment.
  • this polymer-matrix conductive film provides the functions of vertical electrical connection and I/O redistribution such that the manufacturing process of the current substrate can be integrated with the packaging of chips having fine pitches in the future.
  • an adhesive layer 511 is respectively formed on the conductive pads 507 and under the conductive redistribution layer 510 .
  • FIG. 6F is a schematic cross-sectional view of the present polymer-matrix conductive film corresponding to the last step of the present method according to a fourth preferred embodiment of the present invention.
  • the former several steps of the fourth preferred embodiment are the same as those steps of the first preferred embodiment corresponding to the drawings of FIG. 3A to FIG. 3E .
  • a polymer-matrix conductive film 606 with a plurality of conductive lines 603 arranged parallel and spaced apart from each other is first provided.
  • a plurality of conductive pads 604 a are formed on one side of the polymer-matrix conductive film 606 along the direction of conductivity.
  • an adhesive layer 605 is respectively formed on the other side of the polymer-matrix conductive film 606 along the direction of conductivity and under the conductive pads 604 a.
  • FIG. 6G is a variance of the polymer-matrix conductive film of FIG. 6F .
  • the pitches of the conductive pads 604 b on one side of the polymer-matrix conductive film 606 are enlarged such that the pitches of the conductive pads 604 b are larger than those of the conductive pads 604 a .
  • the conductive pads 604 a and 604 b partially overlap.
  • conductive layer redistribution can be attained and an enlargement of the I/O pitches of the polymer-matrix conductive film is obtained.
  • FIG. 7 is a schematic cross-sectional view of the package of the semiconductor device utilizing the polymer-matrix conductive film of the first preferred embodiment (referring to FIG. 3F ) to serve as electrical connection between the chip 701 and the substrate 702 .
  • the substrate 702 has a circuit pattern (not shown) and a plurality of electrodes (first pads) 704 electrically connected to the circuit pattern.
  • the electrodes (second pads) 703 of the chip 701 and the electrodes 704 of the substrate 702 are respectively electrically connected with the two ends of the conductive lines 306 of the polymer-matrix conductive film by thermal press.
  • the adhering area is larger and the strength of the package is thus enhanced.
  • FIG. 8 is a schematic exploded view of a semiconductor device package 80 utilizing the polymer-matrix conductive film 506 (referring to FIG. 5G ) of the third preferred embodiment to serve as electrical connection between the chip 801 and the substrate 802 .
  • the substrate 802 has a circuit pattern and a plurality of electrodes (first pads) 804 with larger I/O pitches electrically connected to the circuit pattern.
  • the electrodes (second pads) 803 of the chip 801 are electrically connected to the conductive pads 507 of the polymer-matrix conductive film.
  • the electrodes 804 of the substrate 802 are electrically connected to the conductive redistribution layer 510 of the polymer-matrix conductive film 506 .
  • the conductive redistribution layer 510 can enlarge the I/O pitches of the polymer-matrix conductive film 506 electrically connected to the substrate 506 , the current-used substrate can be integrated with the flip-chip package with fine pitches in the future.
  • FIG. 9 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive film 606 (referring to FIG. 6F ) and its variance (referring to FIG. 6G ) to serve as an electrical connection between the chip 901 and the substrate 902 .
  • the substrate 902 has a circuit pattern and a plurality of electrodes 904 with larger I/O pitches electrically connected to the circuit pattern.
  • the electrodes 903 of the chip 901 are electrically connected to one end of multiple conductive lines 603 of the polymer-matrix conductive film 606 .
  • the polymer-matrix conductive films 606 of FIGS. 6F and 6G are stacked together such that the conductive pads 604 a and 604 b partially overlap.
  • the conductive pads 604 a are directly electrically connected to one end of the multiple conductive lines 603 of the polymer-matrix conductive film adjacent thereto.
  • the conductive pads 604 b are directly electrically connected to the electrodes 904 of the substrate 902 .
  • conductive layer redistribution is obtained by stacking multiple polymer-matrix conductive films 606 , each of which has respective conductive pads 604 a and 604 b , with different pitches. The purpose of enlarging the I/O pitches of the polymer-matrix conductive film is attained.
  • the currently used substrate thus can be integrated with the future flip-chip package with fine pitches.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nanotechnology (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Non-Insulated Conductors (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A composite conductive film formed of a polymer-matrix and a plurality of conductive lines less than micro-sized and its fabricating method are provided. The conductive lines are arranged parallel and spaced apart from each other so as to provide anisotropic conductivity. The present conductive film can serve as an electrical connection between a fine-pitch chip and a substrate. Additionally, an adhesive layer is formed on two opposite sides of the conductive film along its conductive direction to increase adhesive areas. The strength and reliability of the package using the conductive film are thus enhanced.

Description

This application is a continuation application of pending U.S. application Ser. No. 10/998,741, filed Nov. 30, 2004 (of which the entire disclosure of the pending, prior application is hereby incorporated by reference).
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a Z-axis conductive film and a method for fabricating the same, and more particularly, the present invention relates to a composite conductive film including a polymer matrix and conductive nanowires and a method for fabricating the same.
2. Description of the Related Art
Interconnection technology of a flip-chip package for the I/O pitch less than 50 μm (micrometer) is accomplished by Z-axis conductive films. However, Z-axis conductive film cannot be used in a flip-chip package with pitch smaller than 30 μm because the size of the conductive particles in Z-axis conductive film is approximately 3 μm, and this size cannot be reduced any further. As a result, Z-axis conductive film cannot be used in the flip-chip package of the pitch less than 30 μm. The electrical conduction of Z-axis conductive film is realized by contact between metallic films chemically electroplated on surfaces of polymer particles and electrodes of a chip and a substrate. This contact is a kind of physical contact, and has a larger joint resistance relative to the chemical joint of soldering. Hence, Z-axis conductive film is not suitable for integrated circuit devices driven by current.
In addition, joint resistance is related to the density of the conductive particles in conductive film. But the density of the conductive particles in conventional Z-axis conductive film is not very high for the purpose of maintaining insulation in X and Y directions (i.e. avoiding lateral short circuits). As the pitches of the packaged devices become smaller in the future, the electrodes' areas decrease. Joint resistance will be increased as the density of the conductive particles is decreased.
In addition to Z-axis conductive film, solder bumps are used to electrically connect the electrodes of the chip and substrate. Since the coefficients of thermal expansion (CTE) of the chip and substrate are mismatched, the stress there between adversely influences the reliability of the connection of the chip and the substrate. It is necessary to use underfill between the chip and the substrate after packaging. However, when the jointing pitch is reduced to a size of less than 100 μm, the underfill does not easily enter the space between the chip and the substrate. The current methods to resolve this drawback include: (i) replacing the ball-shaped solder bump with a copper stud having a high height-to-width ratio to increase the gap between the chip and the substrate; and (ii) adapting conductive polymer bumps with low Young's modulus to serve as stress buffers. However, the above methods have disadvantages. The Young's modulus of the copper stud is larger than that of the solder bump, and is a poor stress buffer. The resistance of the conductive polymer is at least ten times greater than that of metal. Therefore, the conductive polymer is not suitable for electrical connection of the flip-chip package with fine pitches and small electrode areas.
Accordingly, a Z-axis conductive film for electrical connection of a fine-pitched flip-chip package was developed. For example, U.S. Pat. No. 5,805,426, entitled “Microelectronic Assembles Including Z-Axis Conductive Films”, provides a Z-axis conductive film, as shown in FIG. 1, which uses a nanoporous polymer film as a template. By filling pores of the polymer film, a composite conductive film formed of nanowires (31, 34, 37) and polymer is provided. The chip and substrate can be directly press jointed together by this composite conductive film. Electrical connection there between is established by the metallic nanowires (31, 34, 37) and pads (32, 33, 35, 36) of the chip and substrate. The CTE of the composite conductive film can be varied or its thermal conductivity can be increased by selectively filling different metals in the pores of different positions. The nanoporous polymer film is made by exposing a nonporous resin film to accelerated ion beam having sufficient energy or a light beam to pass through the entire thickness of the film. The above method is costly and time-consuming. Moreover, the uniformity of the pore diameters is not easily controlled. The differences of the pore diameters can be as great as hundreds of nanometers or more. Since the pores of the polymer film are previously formed, the polymer film cannot be a B-stage polymer. Thus, the polymer film cannot provide sufficient adhesion during a subsequent jointing step by thermal press to maintain contact between the electrodes of the chip and the substrate and metal nanowires. Thus, the reliability of electrical connection of the composite polymer film is degraded.
Additionally, U.S. Pat. No. 5,262,226 provides an Z-axis conductive film, as shown in FIG. 2, which includes an alumina substrate 2 having a plurality of metal nanowires 3 formed therein. U.S. Pat. No. 5,262,226 thus provides a conductive film 1 made of an alumina substrate 2 and metal nanowires 3, which is made by two methods. One method involves selectively undergoing an anodic oxidation process to form a conductive film 1 composed of aluminum (Al) 3/alumina (Al2O3) substrate 2. The conductive aluminum 3 can be replaced by solder ball/gold/solder ball. However, this manufacturing method is limited to the capability of a photolithographic process, and can merely manufacture metal wires with a diameter of 20 μm or more. The other method is firstly to manufacture a porous template of alumina, and then selectively electroplate metal in some of the pores to form a conductive film having a plurality of metal wires. Thereafter, one electrode is respectively formed at the upper and lower ends of each metal wire to joint a substrate-level chip. Alumina (Al2O3) is used as a substrate of the conductive film 1 of U.S. Pat. No. 5,262,226. Alumina has good heat-dissipation and insulating properties, but its Young's modulus is too large and too fragile to release stress generated during packaging. Moreover, the adhesion between alumina and the substrate, as well as between alumina and the chip is insufficient to maintain electrical connection of the electrodes and the conductive film.
Accordingly, the intention is to provide a Z-axis conductive film with fine pitches, low resistance and high jointing strength, which can overcome the drawbacks of the prior art.
SUMMARY OF THE INVENTION
One objective of the present invention is to provide a structure of polymer-matrix conductive film and a method for fabricating the same, which is suitable for electrical connection between a fine-pitched chip and a fine-pitched substrate.
A second objective of the present invention is to provide a sandwiched polymer-matrix conductive film and a method for fabricating the same, which can provide a Z-axis conductive film with a larger adhesive area to strengthen the package of a semiconductor device.
A third objective of the present invention is to provide a structure of anisotropic polymer-matrix conductive film and a method for fabricating the same, which can provide an input/output redistribution function in order that the current substrate can be applied to a package of fine-pitched chip in the future.
In order to attain the above objectives, the present invention provides a polymer-matrix conductive film, which includes a polymer-matrix conductive body having unidirectional conductivity, a plurality of conductive lines arranged parallel and spaced apart from each other and a polymer material filled in spacings of the conductive lines. An adhesive layer is respectively formed on two opposite sides of the polymer-matrix conductive body along the direction of conductivity. Hence, a sandwiched polymer-matrix conductive film is provided.
A larger adhering area is provided between the chip and the substrate by the sandwiched polymer-matrix conductive film. The portions of the chip and the substrate, except for their electrodes, are jointed with the polymer-matrix conductive film by the adhesive layer so as to enhance the package strength of the semiconductor device.
In another aspect, the present invention provides a method for fabricating a polymer-matrix conductive film, which comprises providing a template having a plurality of holes arranged parallel and spaced apart from each other and an electrode provided on one end of the holes; filling a first conductive material in the holes of the template over the electrode; filling a magnetic material in the holes on the first conductive material; removing the template to form a plurality of double-layered conductive lines arranged parallel and spaced apart from each other; applying a magnetic field upon the double-layered conductive lines and filling a polymer material in spacings of the double-layered conductive lines; and removing the electrode, a portion of the polymer material and the magnetic material to form the polymer-matrix conductive film with a plurality of conductive lines arranged parallel and spaced apart from each other.
The present method can manufacture a composite conductive film having a polymer matrix and a plurality of conductive lines less than nanometers formed therein, which is suitable for electrical connection between the chip and the substrate with fine pitches.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other features, aspects and advantages of the present invention will be better understood with regard to the following description, appended claims and accompanying drawings that are provided only for further elaboration without limiting or restricting the present invention, where:
FIG. 1 is a schematic cross-sectional view of a conventional package of a semiconductor device utilizing a known Z-axis conductive film as an electrical connection;
FIG. 2 is a schematic cross-sectional view of another known Z-axis conductive film;
FIGS. 3A through 3F are schematic cross-sectional views of a polymer-matrix conductive film corresponding to various stages of the present method according to a first preferred embodiment of the present invention;
FIGS. 4F to 4G are schematic cross-sectional views of a polymer-matrix conductive film corresponding to the last two steps of the present method according to a second preferred embodiment;
FIGS. 5F to 5G are schematic cross-sectional views of a polymer-matrix conductive film corresponding to the last two steps of the present method according to a third preferred embodiment;
FIG. 6F is a schematic cross-sectional view of a variance of the present polymer-matrix conductive film;
FIG. 6G is a schematic cross-sectional view of another variance of the present polymer-matrix conductive film;
FIG. 7 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive film of the first preferred embodiment;
FIG. 8 is a schematic exploded view of a package of a semiconductor device utilizing the polymer-matrix conductive film of the third preferred embodiment; and
FIG. 9 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive films of FIGS. 6F and 6G.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The present invention provides a universal Z-axis conductive film, which comprises a polymer matrix and a plurality of conductive lines less than micro-sized. The present Z-axis conductive film is suitable for a package of a semiconductor device in 45 nm technology node. The polymer matrix can be made of a material with a low Young's modulus to aid as a stress buffer during the subsequent packaging of the semiconductor device. In addition, the structure and composition of the conductive lines can be varied such that the present Z-axis conductive film can connect electrically with the chip and the substrate by bonding. The jointing resistance can thus be lowered.
However, it is necessary to keep Z-direction parallel of the conductive lines so as to maintain good insulation of the present Z-axis conductive film in X-Y directions. However, the diameter of the currently-used conductive lines is approximately 200 nm (nanometers) or less and their length is 10 μm (micrometers) or more. The height-to-width ratio of the conductive lines is high, and thus the conductive lines are easily inclined when subjected to external force. The polymer matrix is preferably made of a thermosetting polymer with a glass transition temperature (Tg) higher than 250° C. Moreover, an adhesive layer can be formed respectively on two jointing surfaces of the present polymer-matrix conductive film to enhance jointing strength between the chip and the substrate, and also increasing insulation of the present Z-axis conductive film in X-Y directions.
More specifically, the present polymer-matrix conductive film is a kind of composite film having a polymer matrix and a plurality of nanowires formed therein. The nanowires are made of a low resistance metal and inactive for oxidation, such as gold and silver. Multi-layered metal lines containing solder can be used as the nanowires for bonding to the electrodes of the substrate and chip. The polymer matrix can be made of a thermosetting polymer with Tg higher than 250° C. and a low Young's modulus to maintain the nanowires parallel in the vertical direction and buffer the stress generated during the jointing of the chip and the substrate.
The upper and lower surfaces of the nanowires/polymer matrix composite film can also be respectively coated with an adhesive layer in order that the portions of the chip and the substrate, except for their electrodes, joint with the polymer-matrix conductive film by the adhesive layer, increasing the adhering area and thus strengthening the package.
The present polymer-matrix conductive film and the method for fabricating the same will be described in detail according to the following preferred embodiments with reference to accompanying drawings.
FIGS. 3A through 3F are schematic cross-sectional views of a polymer-matrix conductive film corresponding to various stages of the present method according to a first preferred embodiment of the present invention. Referring to FIG. 3A, initially, a template 300 is provided. The template 300 includes a plurality of holes 301 arranged parallel and spaced apart from each other and an electrode 302 is provided at one end of the holes 301. In the first preferred embodiment, the template 300 can be a template of alumina (Al2O3) with pores of a size less than 200 nanometers. The electrode 302 can be made of a high conductive material, such as gold or silver. Next, referring to FIG. 3B, a first conductive material 303 is filled in the holes 301 over the electrode 302. Then, a magnetic material 304 is filled in the holes 301 on the first conductive material 303. Double-layered nanowires are provided. In the first preferred embodiment, the first conductive material 303, such high conductive gold or silver, and the magnetic material 304, such as cobalt or nickel, can be sequentially filled in the holes 301 by electroplating to form double-layered metal nanowires. Thereafter, the template 300 is removed to form a plurality of double-layered conductive lines 303 and 304 arranged parallel and spaced apart from each other, such as double-layered metal wires of gold (silver) 303/cobalt (nickel) 304. Subsequently, referring to FIGS. 3C and 3D, a magnetic field 305 is applied to the double-layered conductive lines 303 and 304. By applying the magnetic field 305, a polymer material 306 is filled in the spacings of the double-layered conductive lines 303 and 304 for example by diffusion. The polymer material 306 can be made of a thermosetting polymer with a low Young's modulus, such as epoxy resin or polyimide, to maintain the double-layered conductive lines 303 and 304 parallel during subsequent manufacturing processes and serve as a stress buffer when packaging the semiconductor device. Moreover, in the first preferred embodiment, the interaction between the magnetic field 305 and the magnetic material 304 helps to maintain the Z-directionality and the double-layered conductive lines 303 and 304 parallel after removing the template 300 and during the filling of the polymer material 306. Additionally, before filling the polymer material 306, it is preferable to use a long chain organic acid to modify the surfaces of the double-layered conductive lines 303 and 304 to become more hydrophobic surfaces for facilitating the flow in of the polymer material 306. Thereafter, the baked polymer material 306 is hardened. Next, referring to FIG. 3E, a portion of the polymer material 306 and magnetic material 304 is polished and the electrode 302 is removed. As a consequence, the polymer-matrix conductive film 30 with a plurality of conductive lines 303 arranged parallel and spaced apart from each other is provided. Thus the polymer-matrix conductive film 30 has a Z-directional conductivity. Finally, referring to FIG. 3F, an adhesive layer 307, preferably a B-stage polymer, is coated respectively on two opposite sides of the polymer-matrix conductive film 30 across the direction of conductivity. A sandwiched polymer-matrix conductive film is provided, which increases the adhering area between the chip and the substrate and the jointing strength there between is enhanced.
FIGS. 4F to 4G are schematic cross-sectional views of the present polymer-matrix conductive film corresponding to the last two steps of the present method according to a second preferred embodiment of the present invention. The former several steps of the second preferred embodiment are the same as those steps of the first preferred embodiment corresponding to drawings of FIGS. 3A to 3E. In a step corresponding to FIG. 4F, a barrier layer 407 and a solder ball 408 are sequentially formed on two opposite ends of the conductive lines 403 of the polymer-matrix conductive film to form a polymer-matrix conductive film 40 with multi-layered conductive lines. The multi-layer conductive lines 403 are arranged parallel and spaced apart from each other to provide unidirectional conductivity. When the conductive lines 403 of the polymer-matrix conductive film 40 are made of gold, the barrier layer 407 between the conductive lines 403 and solder balls 408 can be made of nickel. Hence, the polymer-matrix conductive film 40 can bond to the electrodes of the substrate and the chip. Subsequently, referring to FIG. 4G, an adhesive layer 409, preferably of a B-stage polymer, is respectively coated on the two opposite sides of the polymer-matrix conductive film 40 along the direction of conductivity to form the sandwiched polymer-matrix conductive film.
FIGS. 5F to 5G are schematic cross-sectional views of the present polymer-matrix conductive film corresponding to the last two steps of the present method according to a third preferred embodiment of the present invention. The former several steps of the third preferred embodiment are the same as those steps of the first preferred embodiment corresponding to the drawings of FIGS. 3A to 3E. A polymer-matrix conductive film 506 with a plurality of conductive lines 503 arranged parallel and spaced apart from each other is first provided. In a step corresponding to the drawing of FIG. 5F, a plurality of conductive pads 507 are formed on one side of the polymer-matrix conductive film along the direction of conductivity to serve as an electrical connection with the electrodes of the chip in the subsequent packaging process. Next, a dielectric layer 508 is formed on the other side of the polymer-matrix conductive film along the direction of conductivity. A plurality of openings 509 are then formed in the dielectric layer 508. Afterward, a second conductive material is filled in the openings 509 to form a conductive redistribution layer 510 under the dielectric layer 508. The conductive redistribution layer 510 is used as an electrical connection with the electrodes of the substrate. Thus, in the third preferred embodiment, the conductive redistribution layer 510 is formed on the jointing surfaces between the polymer-matrix conductive film and the substrate to enlarge input/output (I/O) pitches of the polymer-matrix conductive film for electrical connection with the substrate. When the I/O pitches of the chip become smaller in the future, the currently used organic substrate can still be electrically connected with the chip by the polymer-matrix conductive film of the third preferred embodiment. Briefly, this polymer-matrix conductive film provides the functions of vertical electrical connection and I/O redistribution such that the manufacturing process of the current substrate can be integrated with the packaging of chips having fine pitches in the future. Subsequently, referring to FIG. 5G, an adhesive layer 511 is respectively formed on the conductive pads 507 and under the conductive redistribution layer 510.
FIG. 6F is a schematic cross-sectional view of the present polymer-matrix conductive film corresponding to the last step of the present method according to a fourth preferred embodiment of the present invention. The former several steps of the fourth preferred embodiment are the same as those steps of the first preferred embodiment corresponding to the drawings of FIG. 3A to FIG. 3E. A polymer-matrix conductive film 606 with a plurality of conductive lines 603 arranged parallel and spaced apart from each other is first provided. In a step corresponding to FIG. 6F, a plurality of conductive pads 604 a are formed on one side of the polymer-matrix conductive film 606 along the direction of conductivity. Next, an adhesive layer 605 is respectively formed on the other side of the polymer-matrix conductive film 606 along the direction of conductivity and under the conductive pads 604 a.
FIG. 6G is a variance of the polymer-matrix conductive film of FIG. 6F. In FIG. 6G, the pitches of the conductive pads 604 b on one side of the polymer-matrix conductive film 606 are enlarged such that the pitches of the conductive pads 604 b are larger than those of the conductive pads 604 a. When the two polymer-matrix conductive films 606 are stacked, the conductive pads 604 a and 604 b partially overlap. Hence, by stacking the polymer-matrix conductive films 606 of FIGS. 6F and 6G to make the conductive pads 604 a and 604 b partially overlap, conductive layer redistribution can be attained and an enlargement of the I/O pitches of the polymer-matrix conductive film is obtained.
By stacking multiple layers of the polymer-matrix conductive films each of which have conductive pads with respective different pitches, conductive layer redistribution can be obtained, and an enlargement of the I/O pitches of the polymer-matrix conductive film is attained such that the manufacturing process of the current substrate can be integrated with the future packaging of chips with fine pitches.
The present invention also provides various packages of semiconductor devices utilizing the present polymer-matrix conductive films. FIG. 7 is a schematic cross-sectional view of the package of the semiconductor device utilizing the polymer-matrix conductive film of the first preferred embodiment (referring to FIG. 3F) to serve as electrical connection between the chip 701 and the substrate 702. The substrate 702 has a circuit pattern (not shown) and a plurality of electrodes (first pads) 704 electrically connected to the circuit pattern. The electrodes (second pads) 703 of the chip 701 and the electrodes 704 of the substrate 702 are respectively electrically connected with the two ends of the conductive lines 306 of the polymer-matrix conductive film by thermal press. Therefore, electrical connection between the chip 701 and the substrate 703 is established. As to the portions of the chip 701 and substrate 702, except for the electrodes 703 and 704, which are jointed with the polymer-matrix conductive film by the adhesive layers 307, the adhering area is larger and the strength of the package is thus enhanced.
FIG. 8 is a schematic exploded view of a semiconductor device package 80 utilizing the polymer-matrix conductive film 506 (referring to FIG. 5G) of the third preferred embodiment to serve as electrical connection between the chip 801 and the substrate 802. The substrate 802 has a circuit pattern and a plurality of electrodes (first pads) 804 with larger I/O pitches electrically connected to the circuit pattern. The electrodes (second pads) 803 of the chip 801 are electrically connected to the conductive pads 507 of the polymer-matrix conductive film. The electrodes 804 of the substrate 802 are electrically connected to the conductive redistribution layer 510 of the polymer-matrix conductive film 506. As to the portions of the chip 801 and the substrate 802, except for the electrodes 803 and 804, which are jointed with the polymer-matrix conductive film 506 by the adhesive layer 511. Since the conductive redistribution layer 510 can enlarge the I/O pitches of the polymer-matrix conductive film 506 electrically connected to the substrate 506, the current-used substrate can be integrated with the flip-chip package with fine pitches in the future.
FIG. 9 is a schematic cross-sectional view of a package of a semiconductor device utilizing the polymer-matrix conductive film 606 (referring to FIG. 6F) and its variance (referring to FIG. 6G) to serve as an electrical connection between the chip 901 and the substrate 902. The substrate 902 has a circuit pattern and a plurality of electrodes 904 with larger I/O pitches electrically connected to the circuit pattern. The electrodes 903 of the chip 901 are electrically connected to one end of multiple conductive lines 603 of the polymer-matrix conductive film 606. The polymer-matrix conductive films 606 of FIGS. 6F and 6G are stacked together such that the conductive pads 604 a and 604 b partially overlap. The conductive pads 604 a are directly electrically connected to one end of the multiple conductive lines 603 of the polymer-matrix conductive film adjacent thereto. The conductive pads 604 b are directly electrically connected to the electrodes 904 of the substrate 902. As to the portions of the chip 901 and substrate 902, except for the electrodes 903 and 904, which are jointed with the polymer-matrix conductive film by the adhesive layers 605. In the package of FIG. 9, conductive layer redistribution is obtained by stacking multiple polymer-matrix conductive films 606, each of which has respective conductive pads 604 a and 604 b, with different pitches. The purpose of enlarging the I/O pitches of the polymer-matrix conductive film is attained. The currently used substrate thus can be integrated with the future flip-chip package with fine pitches.
Although the present invention has been described in considerable detail with reference to certain preferred embodiments thereof, those skilled in the art can easily understand that all kinds of alterations and changes can be made within the spirit and scope of the appended claims. Therefore, the spirit and scope of the appended claims should not be limited to the description of the preferred embodiments contained herein.

Claims (6)

1. A polymer-matrix conductive film, comprising:
a polymer-matrix conductive body with unidirectional conductivity, including a plurality of solid conductive nanowires arranged parallel and spaced apart from each other and a polymer material filled in the spaces between the solid conductive nanowires; and
an adhesive layer on each of two opposite sides of said polymer-matrix conductive body across the direction of conductivity.
2. The polymer-matrix conductive film of claim 1, wherein said polymer material is a thermosetting polymer having a glass transition temperature (Tg) higher than a temperature for a thermal joint process.
3. The polymer-matrix conductive film of claim 2, wherein said adhesive layer includes a B-stage polymer.
4. The polymer-matrix conductive film of claim 1, wherein said adhesive layer includes a B-stage polymer.
5. The polymer-matrix conductive film of claim 1, wherein each of said solid conductive nanowires has an aspect ration equal to or larger than 50.
6. The polymer-matrix conductive film of claim 1, wherein said solid conductive nanowires are arranged parallel and spaced apart from each other with a pitch not more than 1 μm.
US11/477,412 2004-10-08 2006-06-30 Structure of polymer-matrix conductive film and method for fabricating the same Expired - Fee Related US7605474B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/477,412 US7605474B2 (en) 2004-10-08 2006-06-30 Structure of polymer-matrix conductive film and method for fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW093130523A TWI255466B (en) 2004-10-08 2004-10-08 Polymer-matrix conductive film and method for fabricating the same
TW93130523 2004-10-08
US10/998,741 US7598609B2 (en) 2004-10-08 2004-11-30 Structure of polymer-matrix conductive film and method for fabricating the same
US11/477,412 US7605474B2 (en) 2004-10-08 2006-06-30 Structure of polymer-matrix conductive film and method for fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/998,741 Continuation US7598609B2 (en) 2004-10-08 2004-11-30 Structure of polymer-matrix conductive film and method for fabricating the same

Publications (2)

Publication Number Publication Date
US20060243972A1 US20060243972A1 (en) 2006-11-02
US7605474B2 true US7605474B2 (en) 2009-10-20

Family

ID=36179888

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/998,741 Expired - Fee Related US7598609B2 (en) 2004-10-08 2004-11-30 Structure of polymer-matrix conductive film and method for fabricating the same
US11/477,413 Expired - Fee Related US7526861B2 (en) 2004-10-08 2006-06-30 Method for fabricating structure of polymer-matrix conductive film
US11/477,412 Expired - Fee Related US7605474B2 (en) 2004-10-08 2006-06-30 Structure of polymer-matrix conductive film and method for fabricating the same

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/998,741 Expired - Fee Related US7598609B2 (en) 2004-10-08 2004-11-30 Structure of polymer-matrix conductive film and method for fabricating the same
US11/477,413 Expired - Fee Related US7526861B2 (en) 2004-10-08 2006-06-30 Method for fabricating structure of polymer-matrix conductive film

Country Status (2)

Country Link
US (3) US7598609B2 (en)
TW (1) TWI255466B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100294552A1 (en) * 2009-05-19 2010-11-25 Shinko Electric Industries Co., Ltd Electronic component mounted structure
US20110095419A1 (en) * 2009-10-22 2011-04-28 Shinko Electric Industries Co., Ltd. Conductive film, method of manufacturing the same, semiconductor device and method of manufacturing the same
US11621381B2 (en) 2018-11-09 2023-04-04 Samsung Electronics Co., Ltd. Mounting structure for mounting micro LED

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7786467B2 (en) * 2005-04-25 2010-08-31 Hewlett-Packard Development Company, L.P. Three-dimensional nanoscale crossbars
TW200722103A (en) * 2005-12-02 2007-06-16 Dnaer Biolog Products Dev Co Ltd Production of polymer matrix for delivery (PMD)
WO2009101664A1 (en) * 2008-02-15 2009-08-20 Fujitsu Limited Method for manufacturing semiconductor device
CN101662894B (en) * 2008-08-27 2011-09-21 富葵精密组件(深圳)有限公司 Encapsulating base plate and encapsulating structure
CN101668383B (en) * 2008-09-03 2013-03-06 富葵精密组件(深圳)有限公司 Circuit board and circuit board package structure
JP5249132B2 (en) * 2009-06-03 2013-07-31 新光電気工業株式会社 Wiring board
JP2011091185A (en) * 2009-10-22 2011-05-06 Shinko Electric Ind Co Ltd Conductive film, method of manufacturing the same, and semiconductor device and method of manufacturing the same
US8803183B2 (en) * 2010-10-13 2014-08-12 Ho Cheng Industrial Co., Ltd. LED heat-conducting substrate and its thermal module
JP5864954B2 (en) * 2011-08-26 2016-02-17 新光電気工業株式会社 Base material
US9365749B2 (en) 2013-05-31 2016-06-14 Sunray Scientific, Llc Anisotropic conductive adhesive with reduced migration
US9777197B2 (en) 2013-10-23 2017-10-03 Sunray Scientific, Llc UV-curable anisotropic conductive adhesive
WO2015161879A1 (en) * 2014-04-24 2015-10-29 Sht Smart High Tech Ab Method of manufacturing a flexible substrate with carbon nanotube vias and corresponding flexible substrate
CN107113984B (en) * 2014-12-19 2019-06-04 富士胶片株式会社 Multi-layered wiring board
US9468989B2 (en) * 2015-02-26 2016-10-18 Northrop Grumman Systems Corporation High-conductivity bonding of metal nanowire arrays
DE102017126724A1 (en) * 2017-11-14 2019-05-16 Nanowired Gmbh Method and connecting element for connecting two components and arrangement of two connected components
CN108336053B (en) * 2018-03-20 2024-08-09 桂林电子科技大学 Packaged device and method for manufacturing packaged device
KR102608888B1 (en) * 2019-06-04 2023-12-01 (주)포인트엔지니어링 Anodic oxidation for electric contacting and opto electronic display and manufacturing method of opto electronic
US12007410B2 (en) * 2019-11-22 2024-06-11 Mitsui Chemicals, Inc. Sheet connector, sheet set, electrical inspection device, and electrical inspection method
DE102020118446A1 (en) 2020-07-13 2022-01-13 Nanowired Gmbh fastener

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888247A (en) 1986-08-27 1989-12-19 General Electric Company Low-thermal-expansion, heat conducting laminates having layers of metal and reinforced polymer matrix composite
US5049085A (en) * 1989-12-22 1991-09-17 Minnesota Mining And Manufacturing Company Anisotropically conductive polymeric matrix
US5262226A (en) 1990-03-16 1993-11-16 Ricoh Company, Ltd. Anisotropic conductive film
US5805426A (en) 1996-09-24 1998-09-08 Texas Instruments Incorporated Microelectronic assemblies including Z-axis conductive films
US6000126A (en) * 1996-03-29 1999-12-14 General Dynamics Information Systems, Inc. Method and apparatus for connecting area grid arrays to printed wire board
US6459039B1 (en) * 2000-06-19 2002-10-01 International Business Machines Corporation Method and apparatus to manufacture an electronic package with direct wiring pattern
US6528867B1 (en) 1997-08-05 2003-03-04 Micron Technology, Inc. Integrated circuit devices including connection components mechanically and electrically attached to semiconductor dice
US7190049B2 (en) * 2000-03-22 2007-03-13 University Of Massachusetts Nanocylinder arrays
US20080292840A1 (en) * 2004-05-19 2008-11-27 The Regents Of The University Of California Electrically and thermally conductive carbon nanotube or nanofiber array dry adhesive

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG49842A1 (en) * 1988-11-09 1998-06-15 Nitto Denko Corp Wiring substrate film carrier semiconductor device made by using the film carrier and mounting structure comprising the semiconductor
US5515604A (en) * 1992-10-07 1996-05-14 Fujitsu Limited Methods for making high-density/long-via laminated connectors
US5810607A (en) * 1995-09-13 1998-09-22 International Business Machines Corporation Interconnector with contact pads having enhanced durability
JP3474937B2 (en) * 1994-10-07 2003-12-08 株式会社東芝 Method of manufacturing wiring board for mounting and method of manufacturing semiconductor package
FR2726397B1 (en) * 1994-10-28 1996-11-22 Commissariat Energie Atomique ANISOTROPIC CONDUCTIVE FILM FOR MICROCONNECTICS
US5785538A (en) * 1995-11-27 1998-07-28 International Business Machines Corporation High density test probe with rigid surface structure
JP2000502812A (en) * 1996-09-13 2000-03-07 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Integrated compliant probe for wafer-level test and burn-in
US6052286A (en) * 1997-04-11 2000-04-18 Texas Instruments Incorporated Restrained center core anisotropically conductive adhesive
US6159773A (en) * 1999-02-12 2000-12-12 Lin; Mou-Shiung Strain release contact system for integrated circuits
US6294731B1 (en) * 1999-03-16 2001-09-25 Performance Interconnect, Inc. Apparatus for multichip packaging
US6406991B2 (en) * 1999-12-27 2002-06-18 Hoya Corporation Method of manufacturing a contact element and a multi-layered wiring substrate, and wafer batch contact board
WO2002009194A1 (en) * 2000-07-26 2002-01-31 The Research Foundation Of State University Of New York Method and system for bonding a semiconductor chip onto a carrier using micro-pins
US6589819B2 (en) * 2000-09-29 2003-07-08 Tessera, Inc. Microelectronic packages having an array of resilient leads and methods therefor
US6545226B2 (en) * 2001-05-31 2003-04-08 International Business Machines Corporation Printed wiring board interposer sub-assembly
EP1515399B1 (en) * 2003-09-09 2008-12-31 Nitto Denko Corporation Anisotropic conductive film, production method thereof and method of use thereof

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888247A (en) 1986-08-27 1989-12-19 General Electric Company Low-thermal-expansion, heat conducting laminates having layers of metal and reinforced polymer matrix composite
US5049085A (en) * 1989-12-22 1991-09-17 Minnesota Mining And Manufacturing Company Anisotropically conductive polymeric matrix
US5262226A (en) 1990-03-16 1993-11-16 Ricoh Company, Ltd. Anisotropic conductive film
US6000126A (en) * 1996-03-29 1999-12-14 General Dynamics Information Systems, Inc. Method and apparatus for connecting area grid arrays to printed wire board
US5805426A (en) 1996-09-24 1998-09-08 Texas Instruments Incorporated Microelectronic assemblies including Z-axis conductive films
US6528867B1 (en) 1997-08-05 2003-03-04 Micron Technology, Inc. Integrated circuit devices including connection components mechanically and electrically attached to semiconductor dice
US7190049B2 (en) * 2000-03-22 2007-03-13 University Of Massachusetts Nanocylinder arrays
US6459039B1 (en) * 2000-06-19 2002-10-01 International Business Machines Corporation Method and apparatus to manufacture an electronic package with direct wiring pattern
US20080292840A1 (en) * 2004-05-19 2008-11-27 The Regents Of The University Of California Electrically and thermally conductive carbon nanotube or nanofiber array dry adhesive

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100294552A1 (en) * 2009-05-19 2010-11-25 Shinko Electric Industries Co., Ltd Electronic component mounted structure
US8304664B2 (en) * 2009-05-19 2012-11-06 Shinko Electric Industries Co., Ltd. Electronic component mounted structure
US20110095419A1 (en) * 2009-10-22 2011-04-28 Shinko Electric Industries Co., Ltd. Conductive film, method of manufacturing the same, semiconductor device and method of manufacturing the same
US11621381B2 (en) 2018-11-09 2023-04-04 Samsung Electronics Co., Ltd. Mounting structure for mounting micro LED

Also Published As

Publication number Publication date
US20060081989A1 (en) 2006-04-20
TWI255466B (en) 2006-05-21
US7526861B2 (en) 2009-05-05
US20060243972A1 (en) 2006-11-02
TW200612440A (en) 2006-04-16
US20060249834A1 (en) 2006-11-09
US7598609B2 (en) 2009-10-06

Similar Documents

Publication Publication Date Title
US7605474B2 (en) Structure of polymer-matrix conductive film and method for fabricating the same
US9508665B2 (en) Method for insertion bonding and device thus obtained
US7087514B2 (en) Substrate having built-in semiconductor apparatus and manufacturing method thereof
TWI245381B (en) Electrical package and process thereof
US20170098627A1 (en) Interconnect structures for fine pitch assembly of semiconductor structures
JP2004343030A (en) Wiring circuit board, manufacturing method thereof, circuit module provided with this wiring circuit board
JP2011501410A (en) Robust multilayer wiring elements and assembly with embedded microelectronic elements
US6252178B1 (en) Semiconductor device with bonding anchors in build-up layers
WO2013136896A1 (en) Semiconductor device and method for manufacturing same
JPH11163207A (en) Manufacture of semiconductor chip mounting substrate and semiconductor device
US20130277828A1 (en) Methods and Apparatus for bump-on-trace Chip Packaging
TW200910560A (en) Packaging substrate structure with capacitor embedded therein and method for fabricating the same
US20210118839A1 (en) Chip package structure and manufacturing method thereof
KR20190006166A (en) Assembly platform
US8344264B2 (en) Semiconductor device and manufacturing process thereof
KR102050011B1 (en) Interconnect structure for semiconductor package and method of fabricating the interconnect structure
JP2001284520A (en) Circuit board for semiconductor chip mounting, manufacturing method for the circuit board, circuit board for relay connecting, semiconductor device and connecting structure between the semiconductor devices
JP5151584B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP2003124257A (en) Semiconductor device and manufacturing method thereof, circuit substrate and electronic instrument
JP3851585B2 (en) Connection method of bare chip semiconductor element to printed wiring board
TW423132B (en) Bumpless flip chip package and method for fabricating
JPH1084011A (en) Semiconductor device, manufacture thereof and semiconductor device mounting method
CN113130337B (en) ACA/ACF-based two-step process method for high-density narrow-pitch chip high-reliability flip-chip interconnection
TWM347677U (en) Package substrate
JP4428376B2 (en) Manufacturing method of semiconductor chip mounting substrate

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20171020