[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US6750662B1 - Apparatus for localizing production errors in a photovoltaic element - Google Patents

Apparatus for localizing production errors in a photovoltaic element Download PDF

Info

Publication number
US6750662B1
US6750662B1 US10/089,546 US8954602A US6750662B1 US 6750662 B1 US6750662 B1 US 6750662B1 US 8954602 A US8954602 A US 8954602A US 6750662 B1 US6750662 B1 US 6750662B1
Authority
US
United States
Prior art keywords
main surface
electrode
substrate
electrical
needle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/089,546
Inventor
Arvid Sven Hjalmar Van Der Heide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SUNLAB BV
Original Assignee
Energieonderzoek Centrum Nederland ECN
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Energieonderzoek Centrum Nederland ECN filed Critical Energieonderzoek Centrum Nederland ECN
Assigned to STICHTING ENERGIEONDERZOEK CENTRUM NEDERLAND reassignment STICHTING ENERGIEONDERZOEK CENTRUM NEDERLAND ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VAN DER HEIDE, ARVID SVEN HJALMAR
Application granted granted Critical
Publication of US6750662B1 publication Critical patent/US6750662B1/en
Assigned to SUNLAB, B.V. reassignment SUNLAB, B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STICHTING ENEREGIEONDERZOCK CENTRUM NEDERLAND
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/20—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
    • H01L31/208—Particular post-treatment of the devices, e.g. annealing, short-circuit elimination
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02S—GENERATION OF ELECTRIC POWER BY CONVERSION OF INFRARED RADIATION, VISIBLE LIGHT OR ULTRAVIOLET LIGHT, e.g. USING PHOTOVOLTAIC [PV] MODULES
    • H02S50/00—Monitoring or testing of PV systems, e.g. load balancing or fault identification
    • H02S50/10—Testing of PV devices, e.g. of PV modules or single PV cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the invention relates to an apparatus for localizing production errors in a photovoltaic element which is formed substantially by a semiconductor substrate in the form of a wafer, on opposite main surfaces of which are arranged electrical conductors for transporting electrical charge carriers.
  • a generally known example of such a photovoltaic element is the crystalline silicon solar cell, which is assembled from layers of semiconducting silicon of different conductivity type, wherein a metallization pattern of a silver-rich material is applied using a screen printing technique to the side adapted to receive incident sunlight (the front side), and wherein the opposite side (the rear side) is wholly covered by a conducting layer (so-called rear side metallization), for instance of aluminium.
  • the metallization pattern is for instance composed of a system of relatively narrow lines (so-called fingers) and a system of relatively wide lines (so-called busbars) connected thereto.
  • production errors can occur at numerous locations in such a photovoltaic element, for instance in the fingers, in the contact areas between fingers, busbars or rear side metallization on the one hand and the semiconductor material on the other, or in the semiconductor material itself. These production errors result in a reduced efficiency of the photovoltaic element. If production errors occur systematically, this will of course lead to a high waste during production and accordingly to high costs.
  • an apparatus of the type specified in the preamble comprising according to the invention at least one first electrode in electrical contact with a first main surface of said substrate and displaceable over said substrate a second electrode to be arranged in electrical contact with a conductor on the second main surface, displacing means for displacing the first electrode over said first main surface, voltage measuring means for measuring the voltage between the at least one first and the second electrode subject to the position of the first electrode on said first main surface, and adjusting means for adjusting a bias over the electrical conductors on the opposite main surfaces of said substrate.
  • an apparatus By adjusting a bias which in polarity is equal to, and in absolute value is smaller than the voltage at which a photovoltaic element arranged in the dark does become substantially conductive, an apparatus becomes available with which local errors in the semiconductor substrate are detected in simple manner. When such a detection is carried out, the semiconductor wafer in question is arranged in complete darkness. Examples of errors which can be detected with the apparatus applied in this manner are micro-cracks in the semiconductor material, an electrical conductor extending too deeply into the semiconductor material, contamination of the semiconductor material or a short-circuit between the conductors on the two main surfaces of the semiconductor wafer occurring via the edge of the semiconductor wafer.
  • the apparatus further comprises according to the invention illuminating means for illuminating at least a part of said first main surface.
  • the illuminating means are adapted to project a light spot on said first main surface of a substrate on which the arranged electrical conductors extend in substantially parallel manner
  • the light spot preferably has a diameter which is greater than the distance between two parallel conductors.
  • the bias preferably has a value of zero and the adjusting means consist of short-circuiting means for short-circuiting the electrical conductors on the opposite main surfaces of said substrate.
  • the first electrode is displaceable over the substrate in two mutually perpendicular directions.
  • the first electrode comprises for instance a needle directed substantially perpendicularly of the substrate and provided with a contact point, wherein the contact point preferably has a radius which is smaller than the smallest dimension of an electrical conductor on said first main surface.
  • Said needle is manufactured substantially from a sufficiently hard material, preferably a copper-beryllium alloy, more preferably tungsten.
  • a tungsten needle has the advantage that it breaks easily through an insulating anti-reflection layer on a solar cell and thus makes contact with the emitter layer situated under this anti-reflection layer.
  • FIG. 1 shows in top view a prior art solar cell of crystalline silicon
  • FIG. 2 shows in perspective view a part of the solar cell of FIG. 1,
  • FIG. 3 shows a circuit diagram of the solar cell according to FIG. 1,
  • FIG. 4 shows in perspective view a part of a solar cell according to FIG. 1, wherein some local errors in the semiconductor substrate (production errors) are shown schematically,
  • FIG. 5 shows a perspective view of a schematic representation of a first embodiment of an apparatus according to the invention for detecting local errors in the semiconductor substrate
  • FIG. 6 is a graphic representation of a measurement result obtained with the apparatus according to FIG. 5,
  • FIG. 7 shows in perspective view a schematic representation of a second embodiment of an apparatus according to the invention for detecting local errors in the electrical conductors in the transitions between electrical conductors and the emitter and in the emitter, and
  • FIG. 8 is a graphic representation of a measurement result obtained with the apparatus of FIG. 7 .
  • FIG. 1 shows the front side of a square crystalline silicon solar cell 1 according to the prior art adapted to receive incident sunlight (dimensions 12.5 cm ⁇ 12.5 cm) with a so-called H-shaped metallization pattern of parallel fingers 2 which are applied in accordance with a known screen printing technique, and contact strips (busbars) 3 , which have a higher conductivity than the fingers.
  • a coordinate system (x, y) is also shown.
  • FIG. 2 shows a part of solar cell 1 of FIG. 1, which is built up of a layer 5 of n—Si (the emitter), a layer 6 of p—Si (the base) and a layer 7 of p + —Si.
  • Applied to the opposite main surfaces are conductors: fingers 2 connected to busbars 3 on the side adapted to receive sunlight (the front side) and an even layer of aluminium 8 on the opposite side (the rear side).
  • the front side is further provided with an anti-reflection coating layer 4 .
  • solar cell 1 can be used as power source, wherein an external load 9 can be connected over rear side 8 and busbars 3 , whereby a current I begins to flow.
  • Symbolically designated are the contact resistance 11 between metal lines 2 , 3 and the solar cell material 5 , the resistance 12 in metal lines 2 , 3 and resistance 13 of emitter 5 .
  • FIG. 3 shows a circuit diagram of solar cell 1 according to FIG. 1, which is represented by a power source 14 with a diode 15 , a parallel resistance 16 and a series resistance 17 , the magnitude of which is substantially determined by the resistances 11 , 12 and 13 shown in FIG. 2 .
  • the contribution of the resistance 12 in fingers 2 and busbars 3 to the series resistance 17 is determined by the design of solar cell 1 , wherein the line width is normally optimized between efficiency losses of the solar cell as a result of too high a resistance in the case of lines 2 , 3 which are too narrow on the one hand and too large a shadow surface on emitter layer 5 in the case of lines 2 , 3 which are too wide on the other.
  • the resistance in the rear side layer 8 is of less importance, since layer 8 is applied evenly over the layer 7 of p + —Si of solar cell 1 .
  • FIG. 4 shows a part of solar cell 1 of FIG. 1, wherein several local errors in the semiconductor substrate (production errors) are shown schematically. These production errors comprise micro-cracks 18 in base 6 or emitter 5 , a metallization line 2 , the underside 19 of which runs through into base 6 , a contamination 20 in semiconductor substrate 5 , 6 , 7 and an interconnection 21 of emitter 5 to the bottom conductor 8 via the edge of cell 1 . Said production errors 18 - 21 all contribute toward the reduction of the parallel resistance 16 (FIG. 3) of solar cell 1 .
  • production errors comprise micro-cracks 18 in base 6 or emitter 5 , a metallization line 2 , the underside 19 of which runs through into base 6 , a contamination 20 in semiconductor substrate 5 , 6 , 7 and an interconnection 21 of emitter 5 to the bottom conductor 8 via the edge of cell 1 .
  • Said production errors 18 - 21 all contribute toward the reduction of the parallel resistance 16 (FIG. 3) of solar cell 1 .
  • FIG. 5 shows schematically a first embodiment of an apparatus according to the invention which is suitable for localizing errors which contribute toward the reduction of the parallel resistance 16 (FIG. 3) of cell 1 .
  • the apparatus comprises a measuring pin 22 which is provided with a needle 23 , a drive unit 24 for measuring pin 22 , a voltmeter 25 which is connected respectively to front side 2 , 3 , 5 and rear side 8 of solar cell 1 via needle 23 and a second electrode 31 , a central processing unit 26 , in addition to a voltage source 27 by means of which a voltage is applied between a busbar 3 and rear side 8 .
  • the figure further also shows a reference frame for the three mutually perpendicular directions of movement X, Y, Z for needle 23 .
  • the detection of parallel resistance losses using the shown apparatus proceeds as follows.
  • Solar cell 1 is arranged in the dark, such that no current I L (cf. FIG. 3) is generated.
  • Voltage source 27 is connected with a polarity such that the diode 15 of the equivalent circuit diagram of cell 1 (FIG. 3) conducts in forward direction.
  • the value of the applied voltage is chosen such that the diode current is sufficiently low. Under these conditions currents can only flow through cell 1 at positions where there is a low parallel resistance, for instance at the position of a micro-crack 18 .
  • Such currents are the cause of a local reduction in the potential of the surface of cell 1 , which potential is measured using voltmeter 25 and needle 23 .
  • a potential curve 28 is drawn schematically in solar cell 1 as a function of the position (in X-direction), with a local minimum 29 caused by micro-crack 18 .
  • drive unit 24 it is possible to carry needle 23 above the surface of cell 1 , to lower this needle onto the surface along the Z-direction and then have it describe successive paths in a determined direction (the X-direction) along the designated path 30 .
  • FIG. 6 is a graphic representation of a potential measured with the apparatus according to FIG. 5 as a function of the position along a straight line in X-direction over the surface of cell 1 , i.e. perpendicular to the fingers 2 extending at a mutual distance of about 2 mm in Y-direction.
  • the minimum P in the curve shows that in the cell in question an error is present at a distance of about 38 mm from the origin, which error results in a reduction of the parallel resistance.
  • the local maxima in the curve indicated by arrows L are a consequence of the high value of the potential on the path followed by needle 23 at positions where this path intersects fingers 2 .
  • FIG. 7 shows schematically a second embodiment of an apparatus according to the invention which is suitable for localizing errors which contribute toward series resistance 17 (FIG. 3) of cell 1 .
  • the apparatus differs from the apparatus shown in FIG. 5 in that a short-circuit is arranged between a busbar 3 and rear side 8 , and in the presence of a light source 36 , which projects a light spot 32 on the surface of cell 1 with a diameter which is greater than the mutual distance between two successive parallel fingers 2 .
  • the detection of series resistance losses using the shown apparatus proceeds as follows.
  • a portion of the cell is illuminated by light source 36 , which casts a beam with a well defined and relatively small cross-section onto the cell surface, so that the current density can be determined in simple manner from the quotient of short-circuit current and beam cross-section.
  • the short-circuit serves to hold the local current density in cell 1 as constant as possible over the whole cell surface. There thus flows a practically constant short-circuit current. Contributions to the series resistance are the cause of a local increase in the potential of the surface of cell 1 , this potential being measured using voltmeter 25 and needle 23 .
  • a potential curve 33 is drawn schematically in solar cell 1 as a function of the position (in X-direction), with a parabolic curve 34 caused by the (symbolically represented) emitter resistance 13 and potential jumps 35 caused by contact resistance 11 .
  • drive unit 24 it is possible using drive unit 24 to carry needle 23 above the surface of cell 1 , to lower this needle onto the surface along the Z-direction and to then have it describe successive paths in a determined direction (the X-direction) along the designated path 30 .
  • FIG. 8 is a graphic representation of a potential measured with the apparatus according to FIG. 7 as a function of the position along a straight line in X-direction over the surface of cell 1 , i.e. perpendicular to the fingers 2 extending at a mutual distance of about 2 mm in Y-direction.
  • Contact resistance 11 can be determined for each finger 2 from the magnitude of the potential jump 35 between a point on the relevant finger 2 and the nearest point on emitter 5 .
  • Emitter resistance 12 can be determined from the curvature of the relevant parabolic part 34 of potential curve 33 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Photovoltaic Devices (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Light Receiving Elements (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

Apparatus for localizing production errors in a photovoltaic element which is formed substantially by a semiconductor substrate in the form of a wafer, on opposite main surfaces of which are arranged electrical conductors for transporting electrical charge carriers. The apparatus includes at least one first electrode in electrical contact with a first main surface of the substrate and displaceable over the substrate, and a second electrode to be arranged in electrical contact with the conductors on the second main surface. A voltage measuring device is provided for measuring the voltage between the at least one first and the second electrode subject to the position of the first electrode on the first main surface, and a device for adjusting a bias over the electrical conductors on the opposite main surfaces of the substrate.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to an apparatus for localizing production errors in a photovoltaic element which is formed substantially by a semiconductor substrate in the form of a wafer, on opposite main surfaces of which are arranged electrical conductors for transporting electrical charge carriers.
2. Description of Related Art
A generally known example of such a photovoltaic element is the crystalline silicon solar cell, which is assembled from layers of semiconducting silicon of different conductivity type, wherein a metallization pattern of a silver-rich material is applied using a screen printing technique to the side adapted to receive incident sunlight (the front side), and wherein the opposite side (the rear side) is wholly covered by a conducting layer (so-called rear side metallization), for instance of aluminium. The metallization pattern is for instance composed of a system of relatively narrow lines (so-called fingers) and a system of relatively wide lines (so-called busbars) connected thereto. During manufacture production errors can occur at numerous locations in such a photovoltaic element, for instance in the fingers, in the contact areas between fingers, busbars or rear side metallization on the one hand and the semiconductor material on the other, or in the semiconductor material itself. These production errors result in a reduced efficiency of the photovoltaic element. If production errors occur systematically, this will of course lead to a high waste during production and accordingly to high costs.
BRIEF SUMMARY OF THE INVENTION
It is an object of the invention to provide an apparatus with which production errors of diverse nature in a photovoltaic element of the type stated in the preamble can be localized, using which the systematic production errors which occur can be identified at an early stage, and waste resulting from occurring systematic errors is limited to a minimum.
It is a further object to provide such an apparatus which is simple to operate, which can be manufactured and serviced at low cost, and which is durable and reliable in use.
These objectives are achieved, and other advantages obtained, with an apparatus of the type specified in the preamble, comprising according to the invention at least one first electrode in electrical contact with a first main surface of said substrate and displaceable over said substrate a second electrode to be arranged in electrical contact with a conductor on the second main surface, displacing means for displacing the first electrode over said first main surface, voltage measuring means for measuring the voltage between the at least one first and the second electrode subject to the position of the first electrode on said first main surface, and adjusting means for adjusting a bias over the electrical conductors on the opposite main surfaces of said substrate.
With an apparatus according to the invention it is possible in simple manner to detect a local voltage change which indicates a production error. Thus detected, systematically occurring voltage changes indicate a systematically occurring production error at the detected position, which error can be further analysed.
By adjusting a bias which in polarity is equal to, and in absolute value is smaller than the voltage at which a photovoltaic element arranged in the dark does become substantially conductive, an apparatus becomes available with which local errors in the semiconductor substrate are detected in simple manner. When such a detection is carried out, the semiconductor wafer in question is arranged in complete darkness. Examples of errors which can be detected with the apparatus applied in this manner are micro-cracks in the semiconductor material, an electrical conductor extending too deeply into the semiconductor material, contamination of the semiconductor material or a short-circuit between the conductors on the two main surfaces of the semiconductor wafer occurring via the edge of the semiconductor wafer.
In one embodiment of an apparatus for localizing production errors, wherein the first main surface is adapted to receive incident light, the apparatus further comprises according to the invention illuminating means for illuminating at least a part of said first main surface.
With this embodiment an apparatus becomes available with which errors can be detected in simple manner in the electrical conductors, in the transitions between electrical conductors and the semiconductor substrate, and in the upper layer of the semiconductor substrate (the emitter). Examples of errors which can be detected with the apparatus applied in this manner are resistances which are too high or cracks in the conductors, poor contacts between conductors and semiconductor substrate and imperfections in the surface of the semiconductor substrate.
In an embodiment wherein the illuminating means are adapted to project a light spot on said first main surface of a substrate on which the arranged electrical conductors extend in substantially parallel manner, the light spot preferably has a diameter which is greater than the distance between two parallel conductors.
In order to localize errors in crystalline silicon solar cells of a known type, wherein the distance between parallel fingers amounts to about 2 to 3 mm, this diameter amounts for instance to about 4 mm, so that there is a uniform illumination by the light spot between the fingers, but the current generated by the illumination is relatively low. As a result voltage gradients on the fingers and busbars are negligibly small, and the apparatus is particularly sensitive to voltage gradients which are the result of variations in the contact resistance between conductors and semiconductor substrate.
In an apparatus according to the invention which is provided with illuminating means, the bias preferably has a value of zero and the adjusting means consist of short-circuiting means for short-circuiting the electrical conductors on the opposite main surfaces of said substrate.
In an advantageous embodiment the first electrode is displaceable over the substrate in two mutually perpendicular directions.
The first electrode comprises for instance a needle directed substantially perpendicularly of the substrate and provided with a contact point, wherein the contact point preferably has a radius which is smaller than the smallest dimension of an electrical conductor on said first main surface.
Said needle is manufactured substantially from a sufficiently hard material, preferably a copper-beryllium alloy, more preferably tungsten. A tungsten needle has the advantage that it breaks easily through an insulating anti-reflection layer on a solar cell and thus makes contact with the emitter layer situated under this anti-reflection layer.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be elucidated hereinbelow on the basis of embodiments, with reference to the drawings.
In the drawings:
FIG. 1 shows in top view a prior art solar cell of crystalline silicon,
FIG. 2 shows in perspective view a part of the solar cell of FIG. 1,
FIG. 3 shows a circuit diagram of the solar cell according to FIG. 1,
FIG. 4 shows in perspective view a part of a solar cell according to FIG. 1, wherein some local errors in the semiconductor substrate (production errors) are shown schematically,
FIG. 5 shows a perspective view of a schematic representation of a first embodiment of an apparatus according to the invention for detecting local errors in the semiconductor substrate,
FIG. 6 is a graphic representation of a measurement result obtained with the apparatus according to FIG. 5,
FIG. 7 shows in perspective view a schematic representation of a second embodiment of an apparatus according to the invention for detecting local errors in the electrical conductors in the transitions between electrical conductors and the emitter and in the emitter, and
FIG. 8 is a graphic representation of a measurement result obtained with the apparatus of FIG. 7.
Corresponding components are designated in the drawings with the same reference numerals.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 shows the front side of a square crystalline silicon solar cell 1 according to the prior art adapted to receive incident sunlight (dimensions 12.5 cm×12.5 cm) with a so-called H-shaped metallization pattern of parallel fingers 2 which are applied in accordance with a known screen printing technique, and contact strips (busbars) 3, which have a higher conductivity than the fingers. A coordinate system (x, y) is also shown.
FIG. 2 shows a part of solar cell 1 of FIG. 1, which is built up of a layer 5 of n—Si (the emitter), a layer 6 of p—Si (the base) and a layer 7 of p+—Si. Applied to the opposite main surfaces are conductors: fingers 2 connected to busbars 3 on the side adapted to receive sunlight (the front side) and an even layer of aluminium 8 on the opposite side (the rear side). The front side is further provided with an anti-reflection coating layer 4. When light is incident (symbolically represented by sun 10), solar cell 1 can be used as power source, wherein an external load 9 can be connected over rear side 8 and busbars 3, whereby a current I begins to flow. Symbolically designated are the contact resistance 11 between metal lines 2, 3 and the solar cell material 5, the resistance 12 in metal lines 2, 3 and resistance 13 of emitter 5.
FIG. 3 shows a circuit diagram of solar cell 1 according to FIG. 1, which is represented by a power source 14 with a diode 15, a parallel resistance 16 and a series resistance 17, the magnitude of which is substantially determined by the resistances 11, 12 and 13 shown in FIG. 2. The contribution of the resistance 12 in fingers 2 and busbars 3 to the series resistance 17 is determined by the design of solar cell 1, wherein the line width is normally optimized between efficiency losses of the solar cell as a result of too high a resistance in the case of lines 2, 3 which are too narrow on the one hand and too large a shadow surface on emitter layer 5 in the case of lines 2, 3 which are too wide on the other. The resistance in the rear side layer 8 is of less importance, since layer 8 is applied evenly over the layer 7 of p+—Si of solar cell 1.
FIG. 4 shows a part of solar cell 1 of FIG. 1, wherein several local errors in the semiconductor substrate (production errors) are shown schematically. These production errors comprise micro-cracks 18 in base 6 or emitter 5, a metallization line 2, the underside 19 of which runs through into base 6, a contamination 20 in semiconductor substrate 5, 6, 7 and an interconnection 21 of emitter 5 to the bottom conductor 8 via the edge of cell 1. Said production errors 18-21 all contribute toward the reduction of the parallel resistance 16 (FIG. 3) of solar cell 1.
FIG. 5 shows schematically a first embodiment of an apparatus according to the invention which is suitable for localizing errors which contribute toward the reduction of the parallel resistance 16 (FIG. 3) of cell 1. The apparatus comprises a measuring pin 22 which is provided with a needle 23, a drive unit 24 for measuring pin 22, a voltmeter 25 which is connected respectively to front side 2, 3, 5 and rear side 8 of solar cell 1 via needle 23 and a second electrode 31, a central processing unit 26, in addition to a voltage source 27 by means of which a voltage is applied between a busbar 3 and rear side 8. The figure further also shows a reference frame for the three mutually perpendicular directions of movement X, Y, Z for needle 23. The detection of parallel resistance losses using the shown apparatus proceeds as follows. Solar cell 1 is arranged in the dark, such that no current IL (cf. FIG. 3) is generated. Voltage source 27 is connected with a polarity such that the diode 15 of the equivalent circuit diagram of cell 1 (FIG. 3) conducts in forward direction. The value of the applied voltage is chosen such that the diode current is sufficiently low. Under these conditions currents can only flow through cell 1 at positions where there is a low parallel resistance, for instance at the position of a micro-crack 18. Such currents are the cause of a local reduction in the potential of the surface of cell 1, which potential is measured using voltmeter 25 and needle 23. The exact location of a local minimum voltage is determined in accordance with a per se known method by relating in central processing unit 26 the information concerning the position of needle 23, originating from drive unit 24, to the value for the potential determined by voltmeter 25. A potential curve 28 is drawn schematically in solar cell 1 as a function of the position (in X-direction), with a local minimum 29 caused by micro-crack 18. Using drive unit 24 it is possible to carry needle 23 above the surface of cell 1, to lower this needle onto the surface along the Z-direction and then have it describe successive paths in a determined direction (the X-direction) along the designated path 30.
FIG. 6 is a graphic representation of a potential measured with the apparatus according to FIG. 5 as a function of the position along a straight line in X-direction over the surface of cell 1, i.e. perpendicular to the fingers 2 extending at a mutual distance of about 2 mm in Y-direction. The minimum P in the curve shows that in the cell in question an error is present at a distance of about 38 mm from the origin, which error results in a reduction of the parallel resistance. The local maxima in the curve indicated by arrows L are a consequence of the high value of the potential on the path followed by needle 23 at positions where this path intersects fingers 2. By measuring thus measured potential curves in X-direction for successive values of the Y-coordinate and storing them in a memory it is possible according to a per se known method to produce an image in colour of cell 1 in top view on for instance a screen, on which image the position of errors in cell 1 which cause a reduction in the parallel resistance can be immediately identified from locally occurring, sudden colour transitions.
FIG. 7 shows schematically a second embodiment of an apparatus according to the invention which is suitable for localizing errors which contribute toward series resistance 17 (FIG. 3) of cell 1. The apparatus differs from the apparatus shown in FIG. 5 in that a short-circuit is arranged between a busbar 3 and rear side 8, and in the presence of a light source 36, which projects a light spot 32 on the surface of cell 1 with a diameter which is greater than the mutual distance between two successive parallel fingers 2. The detection of series resistance losses using the shown apparatus proceeds as follows. A portion of the cell is illuminated by light source 36, which casts a beam with a well defined and relatively small cross-section onto the cell surface, so that the current density can be determined in simple manner from the quotient of short-circuit current and beam cross-section. The short-circuit serves to hold the local current density in cell 1 as constant as possible over the whole cell surface. There thus flows a practically constant short-circuit current. Contributions to the series resistance are the cause of a local increase in the potential of the surface of cell 1, this potential being measured using voltmeter 25 and needle 23. The exact location of a local contribution to the series resistance is determined in accordance with a per se known method in central processing unit 26 by relating the information about the position of needle 23, originating from drive unit 24, to the value for the potential determined with voltmeter 25. A potential curve 33 is drawn schematically in solar cell 1 as a function of the position (in X-direction), with a parabolic curve 34 caused by the (symbolically represented) emitter resistance 13 and potential jumps 35 caused by contact resistance 11. As in the embodiment discussed under FIG. 5, it is possible using drive unit 24 to carry needle 23 above the surface of cell 1, to lower this needle onto the surface along the Z-direction and to then have it describe successive paths in a determined direction (the X-direction) along the designated path 30.
FIG. 8 is a graphic representation of a potential measured with the apparatus according to FIG. 7 as a function of the position along a straight line in X-direction over the surface of cell 1, i.e. perpendicular to the fingers 2 extending at a mutual distance of about 2 mm in Y-direction. The absence of sharp minima in the curve for values x=20 respectively x=38 indicates an interruption of finger 2 on the part of the relevant finger 2 located between needle 23 and busbar 3. Contact resistance 11 can be determined for each finger 2 from the magnitude of the potential jump 35 between a point on the relevant finger 2 and the nearest point on emitter 5. Emitter resistance 12 can be determined from the curvature of the relevant parabolic part 34 of potential curve 33. By measuring thus measured potential curves in X-direction for successive values of the Y-coordinate and storing them in a memory it is possible in accordance with a per se known method to produce an image in colour of cell 1 in top view on for instance a screen, on which image the position of errors in cell 1 which cause a contribution to the series resistance can be immediately identified from locally occurring, sudden colour transitions.

Claims (15)

What is claimed is:
1. Apparatus for localizing production errors in a photovoltaic element (1) which is formed substantially by a semiconductor substrate (5, 6, 7) in the form of a wafer, on opposite main surfaces of which are arranged electrical conductors (2, 3, 8) for transporting electrical charge carriers, comprising
at least one first electrode (23) in electrical contact with a first main surface of said substrate and displaceable over said substrate,
a second electrode (31) to be arranged in electrical contact with a conductor (8) on the second main surface,
adjusting means (27) for adjusting a bias over the electrical conductors (2, 3, 8) on the opposite main surfaces of said substrate, characterized by
displacing means (24) for displacing the first electrode (23) over said first main surface in two mutually perpendicular directions, and
voltage measuring means (25) for measuring the voltage between the at least one first (23) and the second electrode (31) subject to the position of the first electrode (23) on said first main surface.
2. Apparatus as claimed in claim 1, wherein the first main surface is adapted to receive incident light, characterized in that the apparatus further comprises illuminating means (36) for illuminating at least a part of said first main surface.
3. Apparatus as claimed in claim 2 for localizing production errors in a photovoltaic element (1), on said first main surface of which electrical conductors (2) extend in parallel manner, wherein the illuminating means (36) are adapted to project a light spot (32), characterized in that the light spot (32) has a diameter which is greater than the distance between two parallel conductors (2).
4. Apparatus as claimed in claim 2, characterized in that the illuminating means (36) are adapted to project a light spot with a diameter of about 4 mm on said first main surface.
5. Apparatus as claimed in claim 1, characterized in that the bias has a value of zero and the adjusting means (27) consist of short-circuiting means for short-circuiting the electrical conductors (3, 8) on the opposite main surfaces of said substrate.
6. Apparatus as claimed in claim 1, characterized in that the first electrode comprises a needle (23) directed substantially perpendicularly of the substrate and provided with a contact point.
7. Apparatus as claimed in claim 6, characterized in that the contact point has a radius which is smaller than the smallest dimension of an electrical conductor (2) on said first main surface.
8. Apparatus as claimed in claim 7, characterized in that the needle (23) is manufactured substantially from tungsten.
9. Apparatus as claimed in claim 6, characterized in that the contact point has a radius which is smaller than the smallest dimension of an electrical conductor (2) on said first main surface.
10. Apparatus as claimed in claim 6, characterized in that the needle (23) is manufactured substantially from a copper-beryllium alloy.
11. Apparatus for localizing production errors in a photovoltaic element (1) which is formed substantially by a semiconductor substrate (5, 6, 7) in the form of a wafer, on opposite main surfaces of which are arranged electrical conductors (2, 3, 8) for transporting electrical charge carriers, comprising:
at least one first electrode (23) in electrical contact with a first main surface of said substrate and displaceable over said substrate,
a second electrode (31) to be arranged in electrical contact with a conductor (8) on the second main surface, and
adjusting means (27) for adjusting a bias over the electrical conductors (2, 3, 8) on the opposite main surfaces of said substrate, characterized by
displacing means (24) for displacing the first electrode (23) over said first main surface in two mutually perpendicular directions, and
voltage measuring means (25) for measuring the voltage between the at least one first (23) and the second electrode (31) subject to the position of the first electrode (23) on said first main surface, said first electrode comprising a needle (23) directed substantially perpendicularly of the substrate and provided with a contact point.
12. Apparatus as claimed in claim 11, characterized in that the contact point has a radius which is smaller than the smallest dimension of an electrical conductor (2) on said first main surface.
13. Apparatus as claimed in claim 11, characterized in that the needle (23) is manufactured from a copper-beryllium alloy.
14. Apparatus as claimed in claim 11, characterized in that the needle (23) is manufactured from tungsten.
15. Apparatus as claimed in claim 1, characterized in that the needle (23) is manufactured substantially from tungsten.
US10/089,546 1999-10-04 2000-09-27 Apparatus for localizing production errors in a photovoltaic element Expired - Fee Related US6750662B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
NL1013204A NL1013204C2 (en) 1999-10-04 1999-10-04 Device for locating production errors in a photovoltaic element.
NL1013204 1999-10-04
PCT/NL2000/000691 WO2001026163A1 (en) 1999-10-04 2000-09-27 Apparatus for localizing production errors in a photovoltaic element

Publications (1)

Publication Number Publication Date
US6750662B1 true US6750662B1 (en) 2004-06-15

Family

ID=19769986

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/089,546 Expired - Fee Related US6750662B1 (en) 1999-10-04 2000-09-27 Apparatus for localizing production errors in a photovoltaic element

Country Status (9)

Country Link
US (1) US6750662B1 (en)
EP (1) EP1218946B1 (en)
JP (1) JP4628628B2 (en)
AT (1) ATE232016T1 (en)
AU (1) AU772404B2 (en)
DE (1) DE60001333T2 (en)
ES (1) ES2193992T3 (en)
NL (1) NL1013204C2 (en)
WO (1) WO2001026163A1 (en)

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060157103A1 (en) * 2005-01-20 2006-07-20 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate cross-reference to related application
US20060160261A1 (en) * 2005-01-20 2006-07-20 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US20070000537A1 (en) * 2004-09-18 2007-01-04 Craig Leidholm Formation of solar cells with conductive barrier layers and foil substrates
EP1758178A2 (en) 2005-08-23 2007-02-28 SCHOTT Solar GmbH Method and device for detecting production defects in a semiconductor element
US20090169722A1 (en) * 1999-03-30 2009-07-02 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US20090223511A1 (en) * 2008-03-04 2009-09-10 Cox Edwin B Unglazed photovoltaic and thermal apparatus and method
US20100178716A1 (en) * 2008-11-17 2010-07-15 Solopower, Inc. Method and apparatus to remove a segment of a thin film solar cell structure for efficiency improvement
US20100210040A1 (en) * 2008-11-17 2010-08-19 Solopower, Inc. Method and apparatus for reducing the effect of shunting defects on thin film solar cell performance
US20100224230A1 (en) * 2006-04-13 2010-09-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US7898053B2 (en) 2000-02-04 2011-03-01 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7898054B2 (en) 2000-02-04 2011-03-01 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US20110092014A1 (en) * 2009-05-22 2011-04-21 Jayna Sheats Solar cell interconnection
JP2011099746A (en) * 2009-11-05 2011-05-19 Kyoshin Denki Kk Sample stand for measuring solar battery cell
US20110156716A1 (en) * 2008-08-29 2011-06-30 Odersun Ag System and method for localizing and passivating defects in a photovoltaic element
US8110737B2 (en) 1999-03-30 2012-02-07 Daniel Luch Collector grid, electrode structures and interrconnect structures for photovoltaic arrays and methods of manufacture
US8138413B2 (en) 2006-04-13 2012-03-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8198696B2 (en) 2000-02-04 2012-06-12 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US8222513B2 (en) 2006-04-13 2012-07-17 Daniel Luch Collector grid, electrode structures and interconnect structures for photovoltaic arrays and methods of manufacture
US20120293182A1 (en) * 2011-05-16 2012-11-22 Pat Buehler Electrical test apparatus for a photovoltaic component
US20130000705A1 (en) * 2009-12-16 2013-01-03 Yissum Research Development Company Of The Hebrew University Of Jerusalem, Ltd. Photovoltaic device and method of its fabrication
US8664030B2 (en) 1999-03-30 2014-03-04 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8729385B2 (en) 2006-04-13 2014-05-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US20140196760A1 (en) * 2011-09-15 2014-07-17 Sanyo Electric Co., Ltd. Solar cell and solar module
US8822810B2 (en) 2006-04-13 2014-09-02 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8884155B2 (en) 2006-04-13 2014-11-11 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8927315B1 (en) 2005-01-20 2015-01-06 Aeris Capital Sustainable Ip Ltd. High-throughput assembly of series interconnected solar cells
US9006563B2 (en) 2006-04-13 2015-04-14 Solannex, Inc. Collector grid and interconnect structures for photovoltaic arrays and modules
US9236512B2 (en) 2006-04-13 2016-01-12 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9507232B2 (en) 2011-09-14 2016-11-29 View, Inc. Portable defect mitigator for electrochromic windows
US9638977B2 (en) 2012-03-13 2017-05-02 View, Inc. Pinhole mitigation for optical devices
US9865758B2 (en) 2006-04-13 2018-01-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9885934B2 (en) 2011-09-14 2018-02-06 View, Inc. Portable defect mitigators for electrochromic windows
US20190115870A1 (en) * 2017-08-30 2019-04-18 Miasolé Equipment Integration (Fujian) Co., Ltd. Outdoor test device for variable-angle photovoltaic module
US10583523B2 (en) 2012-05-18 2020-03-10 View, Inc. Circumscribing defects in optical devices
US10684524B2 (en) 2010-11-08 2020-06-16 View, Inc. Electrochromic window fabrication methods
US10914118B2 (en) 2012-03-13 2021-02-09 View, Inc. Multi-zone EC windows

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7554346B2 (en) 2007-04-19 2009-06-30 Oerlikon Trading Ag, Trubbach Test equipment for automated quality control of thin film solar modules

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301409A (en) 1978-06-06 1981-11-17 California Institute Of Technology Solar cell anomaly detection method and apparatus
EP0087776A2 (en) 1982-02-25 1983-09-07 University of Delaware Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
US4451970A (en) 1982-10-21 1984-06-05 Energy Conversion Devices, Inc. System and method for eliminating short circuit current paths in photovoltaic devices
US4464823A (en) 1982-10-21 1984-08-14 Energy Conversion Devices, Inc. Method for eliminating short and latent short circuit current paths in photovoltaic devices
JPS6154681A (en) 1984-08-25 1986-03-18 Fuji Electric Corp Res & Dev Ltd Manufacture of thin-film photovoltaic element
US4599558A (en) * 1983-12-14 1986-07-08 Ibm Photovoltaic imaging for large area semiconductors
US4640002A (en) * 1982-02-25 1987-02-03 The University Of Delaware Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
US5517128A (en) * 1993-01-05 1996-05-14 Sentech Instruments Gmbh Method and arrangement for charge carrier profiling in semiconductor structure by means of AFM scanning
US5718040A (en) * 1992-07-30 1998-02-17 International Business Machines Corporation Method of making spring probe with piloted and headed contact

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6358274A (en) * 1986-08-29 1988-03-14 Nec Corp Measuring instrument for semiconductor photodetecting element
JPH02216844A (en) * 1989-02-17 1990-08-29 Toshiba Corp Measurement of photoelectric characteristic of semiconductor
JP2633953B2 (en) * 1989-03-28 1997-07-23 シャープ株式会社 Method for measuring characteristics of stacked solar cells

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301409A (en) 1978-06-06 1981-11-17 California Institute Of Technology Solar cell anomaly detection method and apparatus
EP0087776A2 (en) 1982-02-25 1983-09-07 University of Delaware Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
US4640002A (en) * 1982-02-25 1987-02-03 The University Of Delaware Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
US4451970A (en) 1982-10-21 1984-06-05 Energy Conversion Devices, Inc. System and method for eliminating short circuit current paths in photovoltaic devices
US4464823A (en) 1982-10-21 1984-08-14 Energy Conversion Devices, Inc. Method for eliminating short and latent short circuit current paths in photovoltaic devices
US4599558A (en) * 1983-12-14 1986-07-08 Ibm Photovoltaic imaging for large area semiconductors
JPS6154681A (en) 1984-08-25 1986-03-18 Fuji Electric Corp Res & Dev Ltd Manufacture of thin-film photovoltaic element
US5718040A (en) * 1992-07-30 1998-02-17 International Business Machines Corporation Method of making spring probe with piloted and headed contact
US5517128A (en) * 1993-01-05 1996-05-14 Sentech Instruments Gmbh Method and arrangement for charge carrier profiling in semiconductor structure by means of AFM scanning

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Boyeaux J P et al; "Light Beam Induced Current Mapping Applied to the Control of High Efficiency Gas Solar Cells" Photovoltaic Specialists COnference, US, New York, IEEE, vol. Conf. 19, 1987, pp. 804-807, XP000044719, The Whole Document.
Patent Abstracts of Japan vol. 010, No. 217 (E-423), Jul. 29, 1986 & JP 61 054681 A (Fuji Electric Corp Res & Dev Ltd.) Mar. 18, 1986 Abstract Copy of International Search Report.

Cited By (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090169722A1 (en) * 1999-03-30 2009-07-02 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7989693B2 (en) 1999-03-30 2011-08-02 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7851700B2 (en) 1999-03-30 2010-12-14 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7868249B2 (en) 1999-03-30 2011-01-11 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7989692B2 (en) 1999-03-30 2011-08-02 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacturing of such arrays
US8304646B2 (en) 1999-03-30 2012-11-06 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US8664030B2 (en) 1999-03-30 2014-03-04 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8110737B2 (en) 1999-03-30 2012-02-07 Daniel Luch Collector grid, electrode structures and interrconnect structures for photovoltaic arrays and methods of manufacture
US8319097B2 (en) 1999-03-30 2012-11-27 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US8198696B2 (en) 2000-02-04 2012-06-12 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7898054B2 (en) 2000-02-04 2011-03-01 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US7898053B2 (en) 2000-02-04 2011-03-01 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US20100243049A1 (en) * 2004-09-18 2010-09-30 Craig Leidholm Formation of solar cells with conductive barrier layers and foil substrates
US7732229B2 (en) 2004-09-18 2010-06-08 Nanosolar, Inc. Formation of solar cells with conductive barrier layers and foil substrates
US8525152B2 (en) 2004-09-18 2013-09-03 Nanosolar, Inc. Formation of solar cells with conductive barrier layers and foil substrates
US20070000537A1 (en) * 2004-09-18 2007-01-04 Craig Leidholm Formation of solar cells with conductive barrier layers and foil substrates
US7838868B2 (en) 2005-01-20 2010-11-23 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US7276724B2 (en) 2005-01-20 2007-10-02 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US20060157103A1 (en) * 2005-01-20 2006-07-20 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate cross-reference to related application
US8927315B1 (en) 2005-01-20 2015-01-06 Aeris Capital Sustainable Ip Ltd. High-throughput assembly of series interconnected solar cells
US20060160261A1 (en) * 2005-01-20 2006-07-20 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US7732232B2 (en) 2005-01-20 2010-06-08 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US20080020503A1 (en) * 2005-01-20 2008-01-24 Sheats James R Series interconnected optoelectronic device module assembly
US7919337B2 (en) 2005-01-20 2011-04-05 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US20090178706A1 (en) * 2005-01-20 2009-07-16 Sheats James R Optoelectronic architecture having compound conducting substrate
US8309949B2 (en) 2005-01-20 2012-11-13 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US20110121353A1 (en) * 2005-01-20 2011-05-26 Sheats James R Optoelectronic architecture having compound conducting substrate
US7968869B2 (en) 2005-01-20 2011-06-28 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US20080308148A1 (en) * 2005-08-16 2008-12-18 Leidholm Craig R Photovoltaic Devices With Conductive Barrier Layers and Foil Substrates
US8198117B2 (en) 2005-08-16 2012-06-12 Nanosolar, Inc. Photovoltaic devices with conductive barrier layers and foil substrates
US20070048884A1 (en) * 2005-08-23 2007-03-01 Schott Solar Gmbh Method and apparatus for localizing production errors in a semiconductor component part
EP1758178A2 (en) 2005-08-23 2007-02-28 SCHOTT Solar GmbH Method and device for detecting production defects in a semiconductor element
US7651874B2 (en) 2005-08-23 2010-01-26 Schott Solar Ag Method and apparatus for localizing production errors in a semiconductor component part
US9236512B2 (en) 2006-04-13 2016-01-12 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8729385B2 (en) 2006-04-13 2014-05-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8076568B2 (en) 2006-04-13 2011-12-13 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8222513B2 (en) 2006-04-13 2012-07-17 Daniel Luch Collector grid, electrode structures and interconnect structures for photovoltaic arrays and methods of manufacture
US8884155B2 (en) 2006-04-13 2014-11-11 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8822810B2 (en) 2006-04-13 2014-09-02 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9865758B2 (en) 2006-04-13 2018-01-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8138413B2 (en) 2006-04-13 2012-03-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9006563B2 (en) 2006-04-13 2015-04-14 Solannex, Inc. Collector grid and interconnect structures for photovoltaic arrays and modules
US20100224230A1 (en) * 2006-04-13 2010-09-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US20090223511A1 (en) * 2008-03-04 2009-09-10 Cox Edwin B Unglazed photovoltaic and thermal apparatus and method
US20110156716A1 (en) * 2008-08-29 2011-06-30 Odersun Ag System and method for localizing and passivating defects in a photovoltaic element
US20100178716A1 (en) * 2008-11-17 2010-07-15 Solopower, Inc. Method and apparatus to remove a segment of a thin film solar cell structure for efficiency improvement
US20100210040A1 (en) * 2008-11-17 2010-08-19 Solopower, Inc. Method and apparatus for reducing the effect of shunting defects on thin film solar cell performance
US8318240B2 (en) 2008-11-17 2012-11-27 Solopower, Inc. Method and apparatus to remove a segment of a thin film solar cell structure for efficiency improvement
US7979969B2 (en) 2008-11-17 2011-07-19 Solopower, Inc. Method of detecting and passivating a defect in a solar cell
US20110092014A1 (en) * 2009-05-22 2011-04-21 Jayna Sheats Solar cell interconnection
US8247243B2 (en) 2009-05-22 2012-08-21 Nanosolar, Inc. Solar cell interconnection
JP2011099746A (en) * 2009-11-05 2011-05-19 Kyoshin Denki Kk Sample stand for measuring solar battery cell
US20130000705A1 (en) * 2009-12-16 2013-01-03 Yissum Research Development Company Of The Hebrew University Of Jerusalem, Ltd. Photovoltaic device and method of its fabrication
US10684524B2 (en) 2010-11-08 2020-06-16 View, Inc. Electrochromic window fabrication methods
US20120293182A1 (en) * 2011-05-16 2012-11-22 Pat Buehler Electrical test apparatus for a photovoltaic component
US9306491B2 (en) * 2011-05-16 2016-04-05 First Solar, Inc. Electrical test apparatus for a photovoltaic component
US10884310B2 (en) 2011-09-14 2021-01-05 View, Inc. Portable defect mitigators for electrochromic windows
US9885934B2 (en) 2011-09-14 2018-02-06 View, Inc. Portable defect mitigators for electrochromic windows
US10532948B2 (en) 2011-09-14 2020-01-14 View, Inc. Portable defect mitigator for electrochromic windows
US9507232B2 (en) 2011-09-14 2016-11-29 View, Inc. Portable defect mitigator for electrochromic windows
US11886088B2 (en) 2011-09-14 2024-01-30 View, Inc. Portable defect mitigators for electrochromic windows
US20140196760A1 (en) * 2011-09-15 2014-07-17 Sanyo Electric Co., Ltd. Solar cell and solar module
US9638977B2 (en) 2012-03-13 2017-05-02 View, Inc. Pinhole mitigation for optical devices
US10534237B2 (en) 2012-03-13 2020-01-14 View, Inc. Pinhole mitigation for optical devices
US10914118B2 (en) 2012-03-13 2021-02-09 View, Inc. Multi-zone EC windows
US11550197B2 (en) 2012-03-13 2023-01-10 View, Inc. Pinhole mitigation for optical devices
US10583523B2 (en) 2012-05-18 2020-03-10 View, Inc. Circumscribing defects in optical devices
US20190115870A1 (en) * 2017-08-30 2019-04-18 Miasolé Equipment Integration (Fujian) Co., Ltd. Outdoor test device for variable-angle photovoltaic module

Also Published As

Publication number Publication date
WO2001026163A1 (en) 2001-04-12
DE60001333D1 (en) 2003-03-06
ES2193992T3 (en) 2003-11-16
AU772404B2 (en) 2004-04-29
AU7971100A (en) 2001-05-10
EP1218946B1 (en) 2003-01-29
ATE232016T1 (en) 2003-02-15
DE60001333T2 (en) 2004-01-15
EP1218946A1 (en) 2002-07-03
JP2003511861A (en) 2003-03-25
NL1013204C2 (en) 2001-04-05
JP4628628B2 (en) 2011-02-09

Similar Documents

Publication Publication Date Title
US6750662B1 (en) Apparatus for localizing production errors in a photovoltaic element
US4640002A (en) Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
US8318240B2 (en) Method and apparatus to remove a segment of a thin film solar cell structure for efficiency improvement
US20100210040A1 (en) Method and apparatus for reducing the effect of shunting defects on thin film solar cell performance
JP4781948B2 (en) Solar cell electrode inspection apparatus and solar cell electrode inspection method
US8318239B2 (en) Method and apparatus for detecting and passivating defects in thin film solar cells
KR102687369B1 (en) Method and apparatus for processing the surface of TCO material in semiconductor devices
JP2012501085A (en) System and method for locating and immobilizing defects in photovoltaic elements
KR20150037989A (en) Testing device
US8319513B2 (en) Inspecting apparatus for solar cell and inspecting method using the same
KR20100113129A (en) Solar cell manufacturing method, solar cell manufacturing device, and solar cell
EP0087776B1 (en) Method and apparatus for increasing the durability and yield of thin film photovoltaic devices
KR940010054B1 (en) Apparatus for measuring light output from semiconductor light emitting element
WO2019136746A1 (en) Device for sequentially characterizing solar cells of solar module and method for sequentially characterizing solar cells of solar module using such device
CN108120869B (en) Method for testing metal semiconductor interface composite current density
JP5186552B2 (en) Solar cell manufacturing method and solar cell manufacturing apparatus
US4728615A (en) Method for producing thin-film photoelectric transducer
JP2010021437A (en) Device for manufacturing solar cell and its manufacturing method
JPWO2011024750A1 (en) Solar cell evaluation method and evaluation apparatus
JP2012256734A (en) Selection method, solar cell module manufacturing method, and evaluation device
AU2022399187A1 (en) Contact device and arrangement and method for characterizing sub-cells
CN115825074A (en) Chip failure positioning device and method
CN116817752A (en) position sensor
JP2012114229A (en) Apparatus for measuring electrical properties
JPS61148309A (en) Pattern detecting apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: STICHTING ENERGIEONDERZOEK CENTRUM NEDERLAND, NETH

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VAN DER HEIDE, ARVID SVEN HJALMAR;REEL/FRAME:012966/0545

Effective date: 20020320

AS Assignment

Owner name: SUNLAB, B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STICHTING ENEREGIEONDERZOCK CENTRUM NEDERLAND;REEL/FRAME:017527/0289

Effective date: 20051017

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20160615