[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US6153483A - Method for manufacturing MOS device - Google Patents

Method for manufacturing MOS device Download PDF

Info

Publication number
US6153483A
US6153483A US09/193,005 US19300598A US6153483A US 6153483 A US6153483 A US 6153483A US 19300598 A US19300598 A US 19300598A US 6153483 A US6153483 A US 6153483A
Authority
US
United States
Prior art keywords
gate
silicon nitride
substrate
layer
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/193,005
Inventor
Wen-Kuan Yeh
Tony Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US09/193,005 priority Critical patent/US6153483A/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIN, TONY, YEH, WEN-KUAN
Application granted granted Critical
Publication of US6153483A publication Critical patent/US6153483A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H01L29/66598—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET forming drain [D] and lightly doped drain [LDD] simultaneously, e.g. using implantation through the wings a T-shaped layer, or through a specially shaped layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's

Definitions

  • the present invention relates to a method for manufacturing integrated circuit (IC). More particularly, the present invention relates to a method for manufacturing metal-oxide-semiconductor (MOS) device.
  • IC integrated circuit
  • MOS metal-oxide-semiconductor
  • Short channel effects are detrimental to the normal operation of a MOS device.
  • the depletion region around the source/drain of a MOS device will begin to encroach upon the channel region so that the subthreshold current within the channel may increase considerably.
  • the MOS device will be in an "ON" or “OFF” state even when no control voltage is applied to the gate terminal of the MOS device. Hence, the intended function of the MOS device is completely lost.
  • hot electrons can strongly affect the operation of a MOS transistor. Supposing that the source voltage applied to a MOS device remains unchanged, a shorter channel will tend to increase the strength of lateral electric field across the channel. Therefore, some electrons having an energy level higher than that at the thermal equilibrium level, the so-called hot electrons, will be accelerated by the strong electric field to form a large substrate current. The substrate current may interfere with the normal current flowing inside the channel. Occasionally, the substrate current may be large enough to cause the breakdown of MOS device.
  • FIGS. 1A through 1D are cross-sectional views showing the progression of manufacturing steps according to a conventional method for producing a MOS device whose source/drain regions has a lightly doped drain (LDD) structure.
  • LDD lightly doped drain
  • a substrate 100 having an isolation region 102 and a gate 110 thereon is provided. Thereafter, using the isolation region 102 and the gate 110 as a first mask, a first ion implantation 116 is carried out implanting phosphorus ions having a concentration of about 10 13 /cm 2 into the substrate 100 to form lightly doped source/drain regions 130.
  • a silicon dioxide layer 120 is formed over the substrate 100 using, for example, a chemical vapor deposition (CVD) method. Thereafter, the silicon dioxide layer 120 is annealed by heating to a temperature of between 900° C. to 1000° C.
  • CVD chemical vapor deposition
  • an anisotropic etching operation is carried out to form spacers 120a.
  • a dry etching method is used to remove a large portion of the silicon dioxide layer 120 above the substrate 100. Because the silicon dioxide layer 120 on the sidewalls 109 of the gate 110 is particularly thick, a portion of the silicon dioxide layer will still adhere to the sidewalls 109 of the gate 110 after the anisotropic etching operation.
  • a second ion implantation 126 is carried out using the spacer-lined gate 110 and the isolation region 102 as a second mask.
  • phosphorus ions having a concentration of about 10 15 /cm 2 are implanted into the substrate 100 to form a heavily doped source/drain region 150 inside the lightly doped source/drain region 130.
  • a self-aligned silicide (Salicide) process will be carried out to form a metal suicide layer over the source/drain region and the gate for increasing the electrical conductivity there.
  • metal such as titanium is deposited over the source/drain regions and the gates followed by a rapid heating operation.
  • the titanium silicide layer above the source/drain region may punch through the junction between the LDD structure and the source/drain region. Hence, the source/drain region may contact the semiconductor substrate directly resulting in failure of transistor devices.
  • the punch-through margin when ions are implanted into the source/drain region will be closer to the substrate as the level of integration is increased. This can substantially increase the possibility of current leak from a transistor device.
  • the present invention is to provide a graded doping profile in the source/drain regions on each side of the gate terminal.
  • the graded doping profile in the source/drain region not only can reduce the severity of short channel effects, but can also maintain junction integrity at the interface between a silicide layer and the source/drain region.
  • the invention provides a method for manufacturing MOS device.
  • the method includes the steps of providing a substrate having an isolation region and a gate thereon, and then forming lightly doped source/drain regions in the substrate on each side of the gate. Thereafter, a thin film is formed over the substrate including the gate, and then an anisotropic etching operation and an isotropic etching operation are carried out in sequence to form spacers on the gate sidewalls.
  • the spacer has a special thin wall section on the far side away from the gate.
  • ions are implanted into the substrate followed by an annealing operation to form a source/drain region having a graded doping profile.
  • FIGS. 1A through 1D are cross-sectional views showing the progression of manufacturing steps according to a conventional method for producing a MOS device whose source/drain regions has a lightly doped drain (LDD) structure; and
  • LDD lightly doped drain
  • FIGS. 2A through 2E are cross-sectional views showing the progression of manufacturing steps for fabricating a MOS device according to one preferred embodiment of this invention.
  • FIGS. 2A through 2E are cross-sectional views showing the progression of manufacturing steps for fabricating a MOS device according to one preferred embodiment of this invention.
  • a substrate 200 having a gate 210 and an isolation region 202 thereon is provided.
  • the isolation region 202 can be a shallow trench isolation (STI) structure or simply a field oxide layer.
  • a first ion implantation 216 is carried out implanting phosphorus ions having a concentration of about 10 13 /cm 2 into the substrate 200 to form lightly doped source/drain regions 230, which is also known as shallow source/drain extensions.
  • a thin film layer 220 is formed over the substrate 200.
  • the thin film layer 220 can be a composite layer formed, for example, by depositing a thin oxide layer 222 and a silicon nitride layer 224 in sequence.
  • the thin film layer 220 is etched anisotropically in a direction perpendicular to the substrate surface to remove a portion of the thin film layer 220, for example, a portion of the silicon nitride layer 224.
  • the anisotropic etching operation is carried out in a plasma etching machine with carbon tetrafluoride flowing at 35 to 60 sccm, hydrogen sulfide at 5 to 8 sccm, pressure at about 40 mTorr and a power input of around 600 W.
  • the thin film layer 220 is etched isotropically to remove another portion of the thin film layer 220 until a portion of the substrate 200 is exposed.
  • spacers 220b are formed on the sidewalls 209 of the gate 210.
  • the anisotropic etching operation is carried out in a plasma etching machine with carbon tetrafluoride flowing at 15 to 25 sccm, hydrogen sulfide at 40 to 60 sccm, pressure at about 40 mTorr and a power input of around 600W.
  • the two-stage etching operation that involves an anisotropic etching operation followed by an isotropic etching operation creates a special thin wall section 227 at the far end of the spacer 220b away from the gate 210.
  • a second ion implantation 226 is carried out using the spacer-lined gate 210 and the isolation region 202 as a second mask.
  • phosphorus or arsenic ions having a concentration of about 10 15 /cm 2 are implanted into the substrate 200, and then the substrate 200 is annealed. Since the spacers 220b have a special thin wall section 227, some of the ions in the second implantation 226 can penetrate through the thin wall section 227 to form a lightly doped region 222. On the other hand, substrate regions not covered by spacers will form heavily doped source/drain regions 212.
  • a source/drain region having a graded cross-sectional doping profile that resembles a staircase is formed.
  • the heavily doped region outside the spacer-covered area is called a deep source/drain extension 212, while the lightly doped region underneath the thin wall section 227 is called a moderate source/drain extension 222.
  • a source drain region having a three-tier staircase-like doping profile is obtained. Furthermore, depth and concentration of the shallow and deep source/drain regions can be precisely set by carefully controlling the parameters used in the implantation operation and the annealing process.
  • the graded source/drain region not only permits the formation of a shallow junction to avoid short channel effect and device punchthrough, but also forms a base for forming an integral junction at the interface between the subsequently formed silicide layer and the source/drain region.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A method for manufacturing MOS device that utilizes a special shape spacer as a mask in an ion implantation operation to form a graded source/drain region. The special shaped spacer has a thin wall section on the far side away from the gate so that as ions are implanted into the substrate to form a source/drain region, dopants are implanted to various depths. The graded doping profile in the source/drain region not only reduces the severity of short channel effects, but also forms a base for forming an integral junction over the source/drain region in subsequent self-aligned silicide process.

Description

BACKGROUND OF THE INVENTION
1. Field of Invention
The present invention relates to a method for manufacturing integrated circuit (IC). More particularly, the present invention relates to a method for manufacturing metal-oxide-semiconductor (MOS) device.
2. Description of Related Art
As techniques for fabricating semiconductor devices continues to improve, silicon wafer having a larger size and MOS device having a smaller line width are now being manufactured. Consequently, more devices and circuits can be packed inside a single silicon chip and hence the cost of production is lowered considerably. However, the miniaturization of semiconductor devices is accompanied by a host of problems that must be tackled. For example, as line width of a device shrinks, channel length of a MOS device will reduce leading to short channel effects.
Short channel effects are detrimental to the normal operation of a MOS device. As the channel length is shortened, the depletion region around the source/drain of a MOS device will begin to encroach upon the channel region so that the subthreshold current within the channel may increase considerably. Under these circumstances, the MOS device will be in an "ON" or "OFF" state even when no control voltage is applied to the gate terminal of the MOS device. Hence, the intended function of the MOS device is completely lost.
Furthermore, as the length of a channel is reduced, hot electrons can strongly affect the operation of a MOS transistor. Supposing that the source voltage applied to a MOS device remains unchanged, a shorter channel will tend to increase the strength of lateral electric field across the channel. Therefore, some electrons having an energy level higher than that at the thermal equilibrium level, the so-called hot electrons, will be accelerated by the strong electric field to form a large substrate current. The substrate current may interfere with the normal current flowing inside the channel. Occasionally, the substrate current may be large enough to cause the breakdown of MOS device.
FIGS. 1A through 1D are cross-sectional views showing the progression of manufacturing steps according to a conventional method for producing a MOS device whose source/drain regions has a lightly doped drain (LDD) structure.
First, as shown in FIG. 1A, a substrate 100 having an isolation region 102 and a gate 110 thereon is provided. Thereafter, using the isolation region 102 and the gate 110 as a first mask, a first ion implantation 116 is carried out implanting phosphorus ions having a concentration of about 1013 /cm2 into the substrate 100 to form lightly doped source/drain regions 130. Next, as shown in FIG. 1B, a silicon dioxide layer 120 is formed over the substrate 100 using, for example, a chemical vapor deposition (CVD) method. Thereafter, the silicon dioxide layer 120 is annealed by heating to a temperature of between 900° C. to 1000° C.
Subsequently, as shown in FIG. 1C, an anisotropic etching operation is carried out to form spacers 120a. A dry etching method is used to remove a large portion of the silicon dioxide layer 120 above the substrate 100. Because the silicon dioxide layer 120 on the sidewalls 109 of the gate 110 is particularly thick, a portion of the silicon dioxide layer will still adhere to the sidewalls 109 of the gate 110 after the anisotropic etching operation.
Finally, as shown in FIG. 1D, a second ion implantation 126 is carried out using the spacer-lined gate 110 and the isolation region 102 as a second mask. In the second implantation, phosphorus ions having a concentration of about 1015 /cm2 are implanted into the substrate 100 to form a heavily doped source/drain region 150 inside the lightly doped source/drain region 130.
However, in the process of manufacturing a MOS device, some problems frequently appear especially when the line width of the MOS device is reduced below 0.25 μm. Normally, a self-aligned silicide (Salicide) process will be carried out to form a metal suicide layer over the source/drain region and the gate for increasing the electrical conductivity there. In the salicide process, for example, metal such as titanium is deposited over the source/drain regions and the gates followed by a rapid heating operation. When the level of integration for transistors increases, the titanium silicide layer above the source/drain region may punch through the junction between the LDD structure and the source/drain region. Hence, the source/drain region may contact the semiconductor substrate directly resulting in failure of transistor devices.
Furthermore, the punch-through margin when ions are implanted into the source/drain region will be closer to the substrate as the level of integration is increased. This can substantially increase the possibility of current leak from a transistor device.
In light of the foregoing, there is a need to improve the method for manufacturing a MOS device.
SUMMARY OF THE INVENTION
Accordingly, the present invention is to provide a graded doping profile in the source/drain regions on each side of the gate terminal. The graded doping profile in the source/drain region not only can reduce the severity of short channel effects, but can also maintain junction integrity at the interface between a silicide layer and the source/drain region.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for manufacturing MOS device. The method includes the steps of providing a substrate having an isolation region and a gate thereon, and then forming lightly doped source/drain regions in the substrate on each side of the gate. Thereafter, a thin film is formed over the substrate including the gate, and then an anisotropic etching operation and an isotropic etching operation are carried out in sequence to form spacers on the gate sidewalls. The spacer has a special thin wall section on the far side away from the gate. Subsequently, using the isolation region and the spacer-lined gate as a mask, ions are implanted into the substrate followed by an annealing operation to form a source/drain region having a graded doping profile.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
FIGS. 1A through 1D are cross-sectional views showing the progression of manufacturing steps according to a conventional method for producing a MOS device whose source/drain regions has a lightly doped drain (LDD) structure; and
FIGS. 2A through 2E are cross-sectional views showing the progression of manufacturing steps for fabricating a MOS device according to one preferred embodiment of this invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
FIGS. 2A through 2E are cross-sectional views showing the progression of manufacturing steps for fabricating a MOS device according to one preferred embodiment of this invention.
First, as shown in FIG. 2A, a substrate 200 having a gate 210 and an isolation region 202 thereon is provided. The isolation region 202 can be a shallow trench isolation (STI) structure or simply a field oxide layer. Thereafter, using the isolation region 202 and the gate 210 as a first mask, a first ion implantation 216 is carried out implanting phosphorus ions having a concentration of about 1013 /cm2 into the substrate 200 to form lightly doped source/drain regions 230, which is also known as shallow source/drain extensions.
Next, as shown in FIG. 2B, a thin film layer 220 is formed over the substrate 200. The thin film layer 220 can be a composite layer formed, for example, by depositing a thin oxide layer 222 and a silicon nitride layer 224 in sequence.
Thereafter, as shown in FIG. 2C, the thin film layer 220 is etched anisotropically in a direction perpendicular to the substrate surface to remove a portion of the thin film layer 220, for example, a portion of the silicon nitride layer 224. The anisotropic etching operation is carried out in a plasma etching machine with carbon tetrafluoride flowing at 35 to 60 sccm, hydrogen sulfide at 5 to 8 sccm, pressure at about 40 mTorr and a power input of around 600 W.
Next, as shown in FIG. 2D, the thin film layer 220 is etched isotropically to remove another portion of the thin film layer 220 until a portion of the substrate 200 is exposed. Eventually, spacers 220b are formed on the sidewalls 209 of the gate 210. The anisotropic etching operation is carried out in a plasma etching machine with carbon tetrafluoride flowing at 15 to 25 sccm, hydrogen sulfide at 40 to 60 sccm, pressure at about 40 mTorr and a power input of around 600W. The two-stage etching operation that involves an anisotropic etching operation followed by an isotropic etching operation creates a special thin wall section 227 at the far end of the spacer 220b away from the gate 210.
Thereafter, as shown in FIG. 2E, a second ion implantation 226 is carried out using the spacer-lined gate 210 and the isolation region 202 as a second mask. In the second implantation, phosphorus or arsenic ions having a concentration of about 1015 /cm2 are implanted into the substrate 200, and then the substrate 200 is annealed. Since the spacers 220b have a special thin wall section 227, some of the ions in the second implantation 226 can penetrate through the thin wall section 227 to form a lightly doped region 222. On the other hand, substrate regions not covered by spacers will form heavily doped source/drain regions 212. Consequently, a source/drain region having a graded cross-sectional doping profile that resembles a staircase is formed. In general, the heavily doped region outside the spacer-covered area is called a deep source/drain extension 212, while the lightly doped region underneath the thin wall section 227 is called a moderate source/drain extension 222.
In summary, by carrying out ion implantation twice, a source drain region having a three-tier staircase-like doping profile is obtained. Furthermore, depth and concentration of the shallow and deep source/drain regions can be precisely set by carefully controlling the parameters used in the implantation operation and the annealing process. The graded source/drain region not only permits the formation of a shallow junction to avoid short channel effect and device punchthrough, but also forms a base for forming an integral junction at the interface between the subsequently formed silicide layer and the source/drain region.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (15)

What is claimed is:
1. A method for manufacturing MOS device, comprising the steps of:
providing a substrate that has a gate and an isolation structure thereon and a lightly doped source/drain region already defined;
forming a film silicon nitride layer over the substrate;
carrying out an anisotropic etching operation to remove a portion of the silicon nitride film layer, thereby reducing a thickness of the silicon nitride film layer; and
carrying out an isotropic etching operation to remove another portion of the silicon nitride film layer, thereby forming spacers on sidewalls of the gate, wherein each spacer has a wall section that implanted ions can penetrate through a far side away from the gate; and
forming a source/drain region having a graded cross-sectional doping profile in the substrate on each side of the gate, wherein the source/drain region comprises a heavily doped region extending under the wall section of the spacer.
2. The method of claim 1, wherein the step of forming the silicon nitride film layer includes depositing an oxide layer over the substrate followed by depositing a silicon nitride layer over the oxide layer.
3. The method of claim 2, wherein the step of performing the anisotropic etching operation includes removing a top portion of the silicon nitride layer to reduce its thickness.
4. The method of claim 2, wherein the step of performing the isotropic etching operation includes removing another portion of the silicon nitride layer and the oxide layer above the gate so that spacers are formed on the sidewalls of the gate.
5. The method of claims 1 or 3, wherein both the anisotropic etching and the isotropic etching of the silicon nitride film layer are carried out using a plasma etching machine.
6. The method of claim 4, wherein the anisotropic etching operation is carried out in a plasma etching machine using carbon tetrafluoride with a flow rate of 35 to 60 sccm, hydrogen sulfide with a flow rate of 5 to 8 sccm, a pressure of about 40 mTorr and a power input of about 600 W.
7. The method of claim 4, wherein the isotropic etching operation is carried out in a plasma etching machine using carbon tetrafluoride with a flow rate of 15 to 25 sccm, hydrogen sulfide with a flow rate of 40 to 60 sccm, a pressure of about 40 mTorr and a power input of about 600 W.
8. The method of claim 1, wherein the graded cross-sectional doping profile includes a three-layer doping profile, wherein the three-layer doping profile has a staircase profile.
9. A method for manufacturing MOS device, comprising the steps of:
providing a substrate that has a gate and an isolation structure thereon;
using the isolation structure and the gate as a first mask, implanting ions into the substrate to form a lightly doped source/drain region;
depositing an oxide layer and then a silicon nitride layer over the gate and the substrate;
carrying out an anisotropic etching operation to remove a portion of the silicon nitride layer so that an overall thickness of the silicon nitride layer is reduced;
carrying out an isotropic etching operation to remove another portion of the silicon nitride layer and the oxide layer above the gate so that a spacer is formed on a sidewall of the gate; and
using the isolation structure and the gate with the spacer as a second mask, implanting ions into the substrate to form a source/drain region having a graded cross-sectional doping profile.
10. The method of claim 9, wherein both the anisotropic etching and the isotropic etching of the silicon nitride layer and the oxide layer are carried out using a plasma etching machine.
11. The method of claim 10, wherein the anisotropic etching operation is carried out in a plasma etching machine using carbon tetrafluoride with a flow rate of 35 to 60 sccm, hydrogen sulfide with a flow rate of 5 to 8 sccm, a pressure of about 40 mTorr and a power input of about 600 W.
12. The method of claim 10, wherein the isotropic etching operation is carried out in a plasma etching machine using carbon tetrafluoride with a flow rate of 15 to 25 sccm, hydrogen sulfide with a flow rate of 40 to 60 sccm, a pressure of about 40 mTorr and a power input of about 600 W.
13. The method of claim 9, further including the step of carrying out an annealing operation after the step of implanting ions into the substrate to form the source/drain region.
14. The method of claim 9, wherein the isolation structure includes a shallow trench isolation.
15. The method of claim 9, wherein the graded cross-sectional doping profile includes a three-layer doping profile, wherein the three-layer doping profile has a staircase profile.
US09/193,005 1998-11-16 1998-11-16 Method for manufacturing MOS device Expired - Fee Related US6153483A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/193,005 US6153483A (en) 1998-11-16 1998-11-16 Method for manufacturing MOS device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/193,005 US6153483A (en) 1998-11-16 1998-11-16 Method for manufacturing MOS device

Publications (1)

Publication Number Publication Date
US6153483A true US6153483A (en) 2000-11-28

Family

ID=22711897

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/193,005 Expired - Fee Related US6153483A (en) 1998-11-16 1998-11-16 Method for manufacturing MOS device

Country Status (1)

Country Link
US (1) US6153483A (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001080300A1 (en) * 2000-04-12 2001-10-25 Ultratech Stepper, Inc. High-speed semiconductor transistor and selective absorption process for forming same
US6448167B1 (en) * 2001-12-20 2002-09-10 Taiwan Semiconductor Manufacturing Company Process flow to reduce spacer undercut phenomena
US6506650B1 (en) * 2001-04-27 2003-01-14 Advanced Micro Devices, Inc. Method of fabrication based on solid-phase epitaxy for a MOSFET transistor with a controlled dopant profile
US20030022426A1 (en) * 2001-07-25 2003-01-30 Nec Corporation Manufacturing method of semiconductor device
US6670254B1 (en) * 2002-10-01 2003-12-30 Powerchip Semiconductor Corp. Method of manufacturing semiconductor device with formation of a heavily doped region by implantation through an insulation layer
US20040043549A1 (en) * 2002-09-04 2004-03-04 Renesas Technology Corp. Method of manufacturing semiconductor device having gate electrode with expanded upper portion
US20040063260A1 (en) * 2002-09-26 2004-04-01 Haowen Bu Sidewall processes using alkylsilane precursors for MOS transistor fabrication
US20040079976A1 (en) * 2001-06-02 2004-04-29 Samsung Electronics Co., Ltd. Semiconductor transistor using L-shaped spacer and method of fabricating the same
US20060094216A1 (en) * 2004-10-29 2006-05-04 Hynix Semiconductor Inc. Method for fabricating semiconductor device with gate spacer
US7232729B1 (en) * 2003-05-06 2007-06-19 Spansion Llc Method for manufacturing a double bitline implant
KR100780686B1 (en) * 2001-06-29 2007-11-30 주식회사 하이닉스반도체 Method for fabricating semiconductor device
US20090032880A1 (en) * 2007-08-03 2009-02-05 Applied Materials, Inc. Method and apparatus for tunable isotropic recess etching of silicon materials
CN102637588A (en) * 2012-05-04 2012-08-15 上海华力微电子有限公司 Grid electrode compensation isolation area etching method
CN103295895A (en) * 2013-05-02 2013-09-11 上海华力微电子有限公司 Etching method for improving step effect of self-aligned silicide block layer
EP3671857A1 (en) * 2018-12-20 2020-06-24 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for manufacturing a transistor with raised source and drain

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6004851A (en) * 1997-07-22 1999-12-21 Holtek Microelectronics Inc. Method for manufacturing MOS device with adjustable source/drain extensions

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6004851A (en) * 1997-07-22 1999-12-21 Holtek Microelectronics Inc. Method for manufacturing MOS device with adjustable source/drain extensions

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6380044B1 (en) * 2000-04-12 2002-04-30 Ultratech Stepper, Inc. High-speed semiconductor transistor and selective absorption process forming same
WO2001080300A1 (en) * 2000-04-12 2001-10-25 Ultratech Stepper, Inc. High-speed semiconductor transistor and selective absorption process for forming same
US6506650B1 (en) * 2001-04-27 2003-01-14 Advanced Micro Devices, Inc. Method of fabrication based on solid-phase epitaxy for a MOSFET transistor with a controlled dopant profile
US6917085B2 (en) * 2001-06-02 2005-07-12 Samsung Electronics Co., Ltd. Semiconductor transistor using L-shaped spacer
US20040079976A1 (en) * 2001-06-02 2004-04-29 Samsung Electronics Co., Ltd. Semiconductor transistor using L-shaped spacer and method of fabricating the same
KR100780686B1 (en) * 2001-06-29 2007-11-30 주식회사 하이닉스반도체 Method for fabricating semiconductor device
US20030022426A1 (en) * 2001-07-25 2003-01-30 Nec Corporation Manufacturing method of semiconductor device
US6962862B2 (en) * 2001-07-25 2005-11-08 Nec Electronics Corporation Manufacturing method of semiconductor device
US6448167B1 (en) * 2001-12-20 2002-09-10 Taiwan Semiconductor Manufacturing Company Process flow to reduce spacer undercut phenomena
US20040043549A1 (en) * 2002-09-04 2004-03-04 Renesas Technology Corp. Method of manufacturing semiconductor device having gate electrode with expanded upper portion
US6835610B2 (en) * 2002-09-04 2004-12-28 Renesas Technology Corp. Method of manufacturing semiconductor device having gate electrode with expanded upper portion
US6806149B2 (en) * 2002-09-26 2004-10-19 Texas Instruments Incorporated Sidewall processes using alkylsilane precursors for MOS transistor fabrication
US20040063260A1 (en) * 2002-09-26 2004-04-01 Haowen Bu Sidewall processes using alkylsilane precursors for MOS transistor fabrication
US6670254B1 (en) * 2002-10-01 2003-12-30 Powerchip Semiconductor Corp. Method of manufacturing semiconductor device with formation of a heavily doped region by implantation through an insulation layer
US7232729B1 (en) * 2003-05-06 2007-06-19 Spansion Llc Method for manufacturing a double bitline implant
US20060094216A1 (en) * 2004-10-29 2006-05-04 Hynix Semiconductor Inc. Method for fabricating semiconductor device with gate spacer
US7265042B2 (en) * 2004-10-29 2007-09-04 Hynix Semiconductor Inc. Method for fabricating semiconductor device with gate spacer
US20090032880A1 (en) * 2007-08-03 2009-02-05 Applied Materials, Inc. Method and apparatus for tunable isotropic recess etching of silicon materials
CN102637588A (en) * 2012-05-04 2012-08-15 上海华力微电子有限公司 Grid electrode compensation isolation area etching method
CN103295895A (en) * 2013-05-02 2013-09-11 上海华力微电子有限公司 Etching method for improving step effect of self-aligned silicide block layer
CN103295895B (en) * 2013-05-02 2016-01-27 上海华力微电子有限公司 A kind of lithographic method improving self-aligned silicide barrier layer step effect
EP3671857A1 (en) * 2018-12-20 2020-06-24 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for manufacturing a transistor with raised source and drain
FR3090997A1 (en) * 2018-12-20 2020-06-26 Commissariat A L'energie Atomique Et Aux Energies Alternatives Method for producing a raised source and drain transistor
US11227936B2 (en) 2018-12-20 2022-01-18 Commissariat A L'energie Atomique Et Aux Energies Alternatives Method of manufacturing a transistor with a raised source and drain

Similar Documents

Publication Publication Date Title
US6228730B1 (en) Method of fabricating field effect transistor
US5920783A (en) Method of fabricating a self-aligned silicide MOSFET
US5770508A (en) Method of forming lightly doped drains in metalic oxide semiconductor components
US6917085B2 (en) Semiconductor transistor using L-shaped spacer
US6153483A (en) Method for manufacturing MOS device
US20030170957A1 (en) Novel self aligned channel implant, elevated S/D process by gate electrode damascene
US7176110B2 (en) Technique for forming transistors having raised drain and source regions with different heights
US6773970B2 (en) Method of producing a semiconductor device having improved gate structure
US6566208B2 (en) Method to form elevated source/drain using poly spacer
US6245626B1 (en) Method of fabricating a MOS device using a sacrificial layer and spacer
US6008100A (en) Metal-oxide semiconductor field effect transistor device fabrication process
US6746927B2 (en) Semiconductor device having a polysilicon line structure with increased metal silicide portions and method for forming the polysilicon line structure of a semiconductor device
US6455388B1 (en) Method of manufacturing metal-oxide semiconductor transistor
US7202131B2 (en) Method of fabricating semiconductor device
US7407844B2 (en) Planar dual gate semiconductor device
US20010044191A1 (en) Method for manufacturing semiconductor device
JPH06177377A (en) Insulated-gate field-effect transistor
US6110786A (en) Semiconductor device having elevated gate electrode and elevated active regions and method of manufacture thereof
US20030107052A1 (en) Structure and method for fabricating a semiconductor device
KR101004807B1 (en) High voltage transistor provided with bended channel for increasing channel punch immunity and method for manufacturing the same
KR100734259B1 (en) Method for fabricating semiconductor devices
KR100639022B1 (en) Method for fabricating the semiconductor device
US6936517B2 (en) Method for fabricating transistor of semiconductor device
JP2001203348A (en) Semiconductor device and manufacturing method
KR100537269B1 (en) Method of manufacturing transistor in a semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEH, WEN-KUAN;LIN, TONY;REEL/FRAME:009601/0270

Effective date: 19981027

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20041128