SG10201706633YA - Wafer and method of processing wafer - Google Patents
Wafer and method of processing waferInfo
- Publication number
- SG10201706633YA SG10201706633YA SG10201706633YA SG10201706633YA SG10201706633YA SG 10201706633Y A SG10201706633Y A SG 10201706633YA SG 10201706633Y A SG10201706633Y A SG 10201706633YA SG 10201706633Y A SG10201706633Y A SG 10201706633YA SG 10201706633Y A SG10201706633Y A SG 10201706633YA
- Authority
- SG
- Singapore
- Prior art keywords
- wafer
- processing
- processing wafer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02013—Grinding, lapping
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/04—Lapping machines or devices; Accessories designed for working plane surfaces
- B24B37/042—Lapping machines or devices; Accessories designed for working plane surfaces operating processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02016—Backside treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02021—Edge treatment, chamfering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Ceramic Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Grinding Of Cylindrical And Plane Surfaces (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016176879A JP6791579B2 (ja) | 2016-09-09 | 2016-09-09 | ウェーハ及びウェーハの加工方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG10201706633YA true SG10201706633YA (en) | 2018-04-27 |
Family
ID=61246945
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201706633YA SG10201706633YA (en) | 2016-09-09 | 2017-08-14 | Wafer and method of processing wafer |
Country Status (8)
Country | Link |
---|---|
US (1) | US10115578B2 (ja) |
JP (1) | JP6791579B2 (ja) |
KR (1) | KR102226224B1 (ja) |
CN (1) | CN107808898B (ja) |
DE (1) | DE102017215047B4 (ja) |
MY (1) | MY179205A (ja) |
SG (1) | SG10201706633YA (ja) |
TW (1) | TWI726136B (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6887722B2 (ja) * | 2016-10-25 | 2021-06-16 | 株式会社ディスコ | ウェーハの加工方法及び切削装置 |
JP7288373B2 (ja) * | 2019-09-09 | 2023-06-07 | キオクシア株式会社 | 研削装置、研削砥石、および研削方法 |
JP7391476B2 (ja) * | 2020-03-17 | 2023-12-05 | 株式会社ディスコ | 研削方法 |
CN112692721B (zh) * | 2020-12-23 | 2022-07-05 | 华虹半导体(无锡)有限公司 | Cmp工艺晶圆定位装置和划痕追踪方法 |
JP2022133007A (ja) * | 2021-03-01 | 2022-09-13 | 株式会社ディスコ | 被加工物の研削方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5390740B2 (ja) | 2005-04-27 | 2014-01-15 | 株式会社ディスコ | ウェーハの加工方法 |
JP4613709B2 (ja) * | 2005-06-24 | 2011-01-19 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP4861061B2 (ja) * | 2006-06-02 | 2012-01-25 | 株式会社ディスコ | ウエーハの外周部に形成される環状補強部の確認方法および確認装置 |
JP5065637B2 (ja) | 2006-08-23 | 2012-11-07 | 株式会社ディスコ | ウエーハの加工方法 |
US8048775B2 (en) | 2007-07-20 | 2011-11-01 | Alpha And Omega Semiconductor Incorporated | Process of forming ultra thin wafers having an edge support ring |
JP2009246240A (ja) * | 2008-03-31 | 2009-10-22 | Tokyo Seimitsu Co Ltd | 半導体ウェーハ裏面の研削方法及びそれに用いる半導体ウェーハ裏面研削装置 |
WO2009141740A2 (en) * | 2008-05-23 | 2009-11-26 | Florian Bieck | Semiconductor wafer and method for producing the same |
JP2011054808A (ja) | 2009-09-03 | 2011-03-17 | Disco Abrasive Syst Ltd | ウエーハの加工方法及び該加工方法により加工されたウエーハ |
JP2011054914A (ja) * | 2009-09-04 | 2011-03-17 | Sanyo Electric Co Ltd | 半導体装置の製造方法および半導体ウエハ |
JP2011071288A (ja) * | 2009-09-25 | 2011-04-07 | Disco Abrasive Syst Ltd | ウエーハの加工方法 |
JP2011108746A (ja) * | 2009-11-13 | 2011-06-02 | Disco Abrasive Syst Ltd | ウエーハの加工方法 |
JP5885396B2 (ja) * | 2011-05-13 | 2016-03-15 | 株式会社ディスコ | デバイスチップの製造方法 |
JP5755043B2 (ja) * | 2011-06-20 | 2015-07-29 | 株式会社ディスコ | 半導体ウエーハの加工方法 |
JP5796412B2 (ja) * | 2011-08-26 | 2015-10-21 | 三菱電機株式会社 | 半導体素子の製造方法 |
WO2017006447A1 (ja) | 2015-07-08 | 2017-01-12 | 三菱電機株式会社 | 段差付ウエハおよびその製造方法 |
-
2016
- 2016-09-09 JP JP2016176879A patent/JP6791579B2/ja active Active
-
2017
- 2017-08-03 TW TW106126222A patent/TWI726136B/zh active
- 2017-08-14 SG SG10201706633YA patent/SG10201706633YA/en unknown
- 2017-08-14 MY MYPI2017702988A patent/MY179205A/en unknown
- 2017-08-21 US US15/681,919 patent/US10115578B2/en active Active
- 2017-08-24 KR KR1020170107306A patent/KR102226224B1/ko active IP Right Grant
- 2017-08-29 DE DE102017215047.5A patent/DE102017215047B4/de active Active
- 2017-09-01 CN CN201710779489.0A patent/CN107808898B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN107808898B (zh) | 2023-04-11 |
US20180076016A1 (en) | 2018-03-15 |
JP2018041915A (ja) | 2018-03-15 |
US10115578B2 (en) | 2018-10-30 |
JP6791579B2 (ja) | 2020-11-25 |
MY179205A (en) | 2020-11-01 |
KR102226224B1 (ko) | 2021-03-09 |
DE102017215047B4 (de) | 2024-10-31 |
TWI726136B (zh) | 2021-05-01 |
DE102017215047A1 (de) | 2018-03-15 |
KR20180028918A (ko) | 2018-03-19 |
TW201824376A (zh) | 2018-07-01 |
CN107808898A (zh) | 2018-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10201606388SA (en) | Wafer processing method | |
SG10201606385RA (en) | Wafer processing method | |
SG10201701086SA (en) | Wafer processing method | |
SG10201604456TA (en) | Substrate processing apparatus and substrate processing method | |
SG11201704323XA (en) | Wafer processing device and method therefor | |
EP3345215A4 (en) | SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF | |
SG10201700915XA (en) | Wafer processing method | |
HK1208957A1 (en) | Manufacturing method of semiconductor device and semiconductor device | |
SG10201603205TA (en) | Wafer processing method | |
SG11201606935VA (en) | System and method for bi-facial processing of substrates | |
SG10201508119XA (en) | Substrate processing apparatus and processing method | |
GB2551732B (en) | Method of processing wafer | |
HK1245417B (zh) | 基板處理方法和基板處理裝置 | |
SG10201610632XA (en) | Wafer processing method | |
SG10201602704UA (en) | Wafer processing method | |
HK1245999A1 (zh) | 半導體器件及半導體器件的製造方法 | |
SG11201710329TA (en) | Substrate processing system and substrate processing method | |
SG10201700218WA (en) | Packaged wafer processing method | |
SG10201700072UA (en) | Wafer processing method | |
HK1216358A1 (zh) | 半導體裝置以及半導體裝置的製造方法 | |
SG10201604691WA (en) | Wafer processing method | |
SG11201700608XA (en) | Final polishing method of silicon wafer and silicon wafer | |
SG10201610623YA (en) | Wafer processing method | |
GB201620675D0 (en) | Photociode device and method of manufacture | |
EP3382748A4 (en) | Semiconductor processing device and method |