[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

SE9203016D0 - SIGNAL PROCESSING SYSTEM WITH DELATED COMPUTERS - Google Patents

SIGNAL PROCESSING SYSTEM WITH DELATED COMPUTERS

Info

Publication number
SE9203016D0
SE9203016D0 SE9203016A SE9203016A SE9203016D0 SE 9203016 D0 SE9203016 D0 SE 9203016D0 SE 9203016 A SE9203016 A SE 9203016A SE 9203016 A SE9203016 A SE 9203016A SE 9203016 D0 SE9203016 D0 SE 9203016D0
Authority
SE
Sweden
Prior art keywords
processing system
signal processing
control processor
bus
delated
Prior art date
Application number
SE9203016A
Other languages
Swedish (sv)
Other versions
SE9203016L (en
Inventor
L Svensson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9203016A priority Critical patent/SE9203016L/en
Publication of SE9203016D0 publication Critical patent/SE9203016D0/en
Priority to EP93923104A priority patent/EP0616710A1/en
Priority to PCT/SE1993/000840 priority patent/WO1994009437A1/en
Priority to AU52900/93A priority patent/AU5290093A/en
Publication of SE9203016L publication Critical patent/SE9203016L/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

A signal processing system includes a superior control processor (2) and a number of digital signal processors (4-10), which are controlled by the control processor and normally operate internally with real time applications. A shared data memory (18) is included with a bus (20), on which the control processor normally is bus master, and to which the signal processors have access. An arbitration logic (28) controls the access of the processors (4-10) to the shared data memory. The signal processors (4-10) are directly connected to the bus (20) and normally keep their data and address buses (22) on a high impedance level with respect thereto.
SE9203016A 1992-10-14 1992-10-14 Signal processing system with shared data memory SE9203016L (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE9203016A SE9203016L (en) 1992-10-14 1992-10-14 Signal processing system with shared data memory
EP93923104A EP0616710A1 (en) 1992-10-14 1993-10-14 Signal handling system with a shared data memory
PCT/SE1993/000840 WO1994009437A1 (en) 1992-10-14 1993-10-14 Signal handling system with a shared data memory
AU52900/93A AU5290093A (en) 1992-10-14 1993-10-14 Signal handling system with a shared data memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9203016A SE9203016L (en) 1992-10-14 1992-10-14 Signal processing system with shared data memory

Publications (2)

Publication Number Publication Date
SE9203016D0 true SE9203016D0 (en) 1992-10-14
SE9203016L SE9203016L (en) 1994-04-15

Family

ID=20387474

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9203016A SE9203016L (en) 1992-10-14 1992-10-14 Signal processing system with shared data memory

Country Status (4)

Country Link
EP (1) EP0616710A1 (en)
AU (1) AU5290093A (en)
SE (1) SE9203016L (en)
WO (1) WO1994009437A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2283596B (en) * 1993-11-01 1998-07-01 Ericsson Ge Mobile Communicat Multiprocessor data memory sharing
GB9418753D0 (en) * 1994-09-16 1994-11-02 Ionica L3 Limited Process circuitry
US6691216B2 (en) * 2000-11-08 2004-02-10 Texas Instruments Incorporated Shared program memory for use in multicore DSP devices
GB0031763D0 (en) * 2000-12-29 2001-02-07 Mitel Semiconductor Ltd Arbiter for a queue management system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2462745B1 (en) * 1979-07-30 1986-01-03 Jeumont Schneider DEVICE FOR TEMPORAL SHARING OF ACCESS TO A MEMORY CONNECTED TO A SINGLE BUS BETWEEN A CENTRAL COMPUTER AND A PLURALITY OF PERIPHERAL COMPUTERS
JPS56140459A (en) * 1980-04-04 1981-11-02 Hitachi Ltd Data processing system
US4504906A (en) * 1982-11-30 1985-03-12 Anritsu Electric Company Limited Multiprocessor system
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus

Also Published As

Publication number Publication date
SE9203016L (en) 1994-04-15
AU5290093A (en) 1994-05-09
EP0616710A1 (en) 1994-09-28
WO1994009437A1 (en) 1994-04-28

Similar Documents

Publication Publication Date Title
EP0834816A3 (en) Microprocessor architecture capable of supporting multiple heterogenous processors
CA2118995A1 (en) Arbitration Logic for Multiple Bus Computer System
MY109414A (en) Bus interface logic for computer system having dual bus architecture
GB2202977A (en) Computer system having direct memory access
JPH0738187B2 (en) Microcomputer configured in LSI
ATE86772T1 (en) INTERFACE AND METHOD FOR BUS ACCESS IN A COMPUTER.
CA2067602A1 (en) Personal computer with anticipatory memory control signalling
SE9203016D0 (en) SIGNAL PROCESSING SYSTEM WITH DELATED COMPUTERS
EP0473277B1 (en) Apparatus for controlling access to a data bus
EP0381059A3 (en) Arithmetic element controller
DK462888A (en) DATA TRANSFER CIRCUIT
CA2081913C (en) Method and apparatus for managing page zero memory accesses in a multi-processor system
US5313597A (en) System for controlling communications among a computer processing unit and a plurality of peripheral devices
JPS5650451A (en) Multiaccess system of multimicrocomputer
TW369632B (en) Computer system
JP3525771B2 (en) Bus snoop control circuit
EP0391537A3 (en) Lock converting bus-to-bus interface system
ES2038928A2 (en) Access processing system in information processor
JPS57196334A (en) Memory interface
KR920009444B1 (en) Memory system with two bus structure
JP2612715B2 (en) Address bus controller
JPS62127962A (en) Microcomputer
SE9103450D0 (en) DEVICE FOR TRANSFER OF DATA
KR890013567A (en) Direct Memory Access Control
KR970049517A (en) Data Transfer Method of ISDN Board in High Speed Medium Computers

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 9203016-2