[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR960002833A - 반도체 소자의 고전압용 트랜지스터 및 그 제조방법 - Google Patents

반도체 소자의 고전압용 트랜지스터 및 그 제조방법 Download PDF

Info

Publication number
KR960002833A
KR960002833A KR1019940013501A KR19940013501A KR960002833A KR 960002833 A KR960002833 A KR 960002833A KR 1019940013501 A KR1019940013501 A KR 1019940013501A KR 19940013501 A KR19940013501 A KR 19940013501A KR 960002833 A KR960002833 A KR 960002833A
Authority
KR
South Korea
Prior art keywords
oxide film
field oxide
high voltage
manufacturing
semiconductor device
Prior art date
Application number
KR1019940013501A
Other languages
English (en)
Other versions
KR0149527B1 (ko
Inventor
안병진
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940013501A priority Critical patent/KR0149527B1/ko
Priority to US08/478,753 priority patent/US5563080A/en
Priority to JP7143043A priority patent/JP2619340B2/ja
Priority to DE19521469A priority patent/DE19521469B4/de
Publication of KR960002833A publication Critical patent/KR960002833A/ko
Priority to US08/678,374 priority patent/US5652458A/en
Application granted granted Critical
Publication of KR0149527B1 publication Critical patent/KR0149527B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/4238Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/143Shadow masking

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

본 발명은 반도체 소자의 트랜지스터 및 그 제조방법에 관한 것으로, DRAM에서의 부트스트랩 회로(bootstrap circuit) 및 플래쉬(flash)EEPROM등에서 고전압 VLSI 공정을 실현하기 위하여, LOCOS 분리공정으로 형성된 필드 산화막을 이용한 자기정렬 습식식각(slef-aligned wet etch)공정으로 기판을 식각한 후, 그 식각된 부분에 고전압 소자를 형성하므로써 채널 스톱(channel stop)영역과 드레인 영역간이 접촉을 방지하면서 소자의 집적도를 향상시킬 수 있는 반도체 소자의 고전압을 트랜지스터 및 그 제조방법에 관한 것이다.

Description

반도체 소자의 고전압용 트랜지스터 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3A도는 내지 제3G도는 본 발명의 의한 고전압용 트랜지스터를 제조하는 단계를 도시한 소자의 단면도,
제4도는 본 발명의 고전압용 트랜지스터의 레이아웃도.

Claims (2)

  1. 실리콘 기판(1)상에 형성된 필드 산화막(16)과, 상기 필드 산화막(16)보다 깊게 식각된 실리콘 기판(11)상에 형성되는 게이트 산화막(18A) 및 게이트 전극(19A)과 상기 게이트 산화막(18A) 및 게이트 전극(19A) 양측부의 실리콘 기판(11) 내부로 형성되는 소오스 및 드레인 영역(21)과, 상기 필드 산화막(16) 하부에 형성되는 채널 스톱 영역(15)과, 상기 채널 스톱영역(15)과 상기 소오스 및 드레인 영역(21)간의 실리콘 기판(11)상에 형성되되 상기 필드 산화막(16)의 버즈 비크(16A) 하부에 형성되는 산화막(18B) 및, 상기 산화막(18B)상에 형성되되 상기 필드 산화막(16)의 버즈 비크(16A) 하부에 형성되는 폴리실리콘 스페이서(19B)로 구성되는 것을 특징으로 하는 반도체 소자의 고전압용 트랜지스터.
  2. 반도체 소자의 고전압용 트랜지스터 제조방법에 있어서, 하부에 채널 스톱영역(15)이 형성된 필드 산화막(16)을 이용한 자기정렬 습식식가공정으로 실리콘 기판(11)을 소정깊이 식각하여 홈(17)을 형성하는 단계와, 상기 단계로부터 전체구조 상부에 산화막과 폴리실론층을 순차적으로 형성한 후 게이트 전극용 마스크를 사용하여 게이트 전극(19A) 및 게이트 산화막(18A)을 형성하며, 이와 동시에 필드 산화막(16)의 버즈 비크(16A) 하부에 폴리실리콘 스페이서(19B) 및 산화막(18B)이 형성되는 단계와, 상기 단계로부터 불순물 주입공정으로 소오스 및 드레인 영역(21)을 형성하는 단계로 이루어지는 것을 특징으로 하는 반도체 소자의 고전압용 트랜지스터 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임
KR1019940013501A 1994-06-15 1994-06-15 반도체 소자의 고전압용 트랜지스터 및 그 제조방법 KR0149527B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1019940013501A KR0149527B1 (ko) 1994-06-15 1994-06-15 반도체 소자의 고전압용 트랜지스터 및 그 제조방법
US08/478,753 US5563080A (en) 1994-06-15 1995-06-07 Method of manufacturing a high voltage transistor in a semiconductor device
JP7143043A JP2619340B2 (ja) 1994-06-15 1995-06-09 半導体素子の高電圧トランジスタ構造及びその製造方法
DE19521469A DE19521469B4 (de) 1994-06-15 1995-06-13 Hochspannungstransistorstruktur für eine Halbleitervorrichtung sowie Verfahren zu deren Herstellung
US08/678,374 US5652458A (en) 1994-06-15 1996-07-02 Structure of a high voltage transistor in a semiconductor device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940013501A KR0149527B1 (ko) 1994-06-15 1994-06-15 반도체 소자의 고전압용 트랜지스터 및 그 제조방법

Publications (2)

Publication Number Publication Date
KR960002833A true KR960002833A (ko) 1996-01-26
KR0149527B1 KR0149527B1 (ko) 1998-10-01

Family

ID=19385346

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940013501A KR0149527B1 (ko) 1994-06-15 1994-06-15 반도체 소자의 고전압용 트랜지스터 및 그 제조방법

Country Status (4)

Country Link
US (2) US5563080A (ko)
JP (1) JP2619340B2 (ko)
KR (1) KR0149527B1 (ko)
DE (1) DE19521469B4 (ko)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5936265A (en) * 1996-03-25 1999-08-10 Kabushiki Kaisha Toshiba Semiconductor device including a tunnel effect element
US5880502A (en) 1996-09-06 1999-03-09 Micron Display Technology, Inc. Low and high voltage CMOS devices and process for fabricating same
TW361010B (en) * 1996-09-30 1999-06-11 Hitachi Ltd Semiconductor device
US5913122A (en) * 1997-01-27 1999-06-15 Taiwan Semiconductor Manufacturing Company, Ltd. Method of making high breakdown voltage twin well device with source/drain regions widely spaced from FOX regions
US5846862A (en) * 1997-05-20 1998-12-08 Advanced Micro Devices Semiconductor device having a vertical active region and method of manufacture thereof
JP3594779B2 (ja) * 1997-06-24 2004-12-02 株式会社ルネサステクノロジ 半導体装置の製造方法
TW406315B (en) * 1997-06-30 2000-09-21 Siemens Ag Closed transistor with small W/L ratios
US6346446B1 (en) * 1998-06-01 2002-02-12 Massachusetts Institute Of Technology Methods of forming features of integrated circuits using modified buried layers
JP2001144185A (ja) * 1999-11-10 2001-05-25 Seiko Instruments Inc 半導体装置
US20080019487A1 (en) * 2003-04-24 2008-01-24 At&T Knowledge Ventures, L.P. Method and system for termination blocking of message delivery service in a swtich-based telecommunication system
JP4094984B2 (ja) * 2003-04-24 2008-06-04 三菱電機株式会社 半導体装置
US20060240660A1 (en) * 2005-04-20 2006-10-26 Jin-Sheng Yang Semiconductor stucture and method of manufacturing the same
US20110049569A1 (en) * 2009-09-02 2011-03-03 International Rectifier Corporation Semiconductor structure including a field modulation body and method for fabricating same
US9741802B2 (en) 2012-09-30 2017-08-22 Sensor Electronic Technology, Inc. Semiconductor device with breakdown preventing layer
CN104813454A (zh) 2012-09-30 2015-07-29 传感器电子技术股份有限公司 具有防击穿层的半导体器件

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3764865A (en) * 1970-03-17 1973-10-09 Rca Corp Semiconductor devices having closely spaced contacts
GB1437112A (en) * 1973-09-07 1976-05-26 Mullard Ltd Semiconductor device manufacture
JPS5062385A (ko) * 1973-10-02 1975-05-28
DE2902665A1 (de) * 1979-01-24 1980-08-07 Siemens Ag Verfahren zum herstellen von integrierten mos-schaltungen in silizium-gate- technologie
US4242156A (en) * 1979-10-15 1980-12-30 Rockwell International Corporation Method of fabricating an SOS island edge passivation structure
JPS6080252A (ja) * 1983-10-07 1985-05-08 Nec Corp ゲ−トアレイ方式mos集積回路装置
JPS60124871A (ja) * 1983-12-09 1985-07-03 Pioneer Electronic Corp Mos−fet
JPS61208270A (ja) * 1985-03-13 1986-09-16 Matsushita Electronics Corp Mos型トランジスタ
US4667395A (en) * 1985-03-29 1987-05-26 International Business Machines Corporation Method for passivating an undercut in semiconductor device preparation
US5200351A (en) * 1989-10-23 1993-04-06 Advanced Micro Devices, Inc. Method of fabricating field effect transistors having lightly doped drain regions
GB2239561B (en) * 1989-12-28 1993-10-20 Nissan Motor Method of manufacturing a field effect transistor
TW220007B (ko) * 1992-03-12 1994-02-01 Philips Nv

Also Published As

Publication number Publication date
US5563080A (en) 1996-10-08
KR0149527B1 (ko) 1998-10-01
JP2619340B2 (ja) 1997-06-11
DE19521469B4 (de) 2007-05-31
JPH08162630A (ja) 1996-06-21
DE19521469A1 (de) 1995-12-21
US5652458A (en) 1997-07-29

Similar Documents

Publication Publication Date Title
KR960002833A (ko) 반도체 소자의 고전압용 트랜지스터 및 그 제조방법
KR910013577A (ko) 반도체 장치의 제조방법
KR19990069048A (ko) 반도체 소자 및 그 제조방법
KR950008257B1 (ko) 모스(mos) 트랜지스터 및 그 제조방법
KR970023872A (ko) 모스 트랜지스터의 제조방법
KR970053096A (ko) 모스전계효과트랜지스터 제조방법
KR100223936B1 (ko) 트랜지스터 및 그의 제조 방법
KR100234728B1 (ko) 모스 전계효과 트랜지스터 제조방법
KR100487504B1 (ko) 서로 다른 게이트 스페이서 형성 방법
KR100379534B1 (ko) 반도체 소자의 제조 방법
KR100679833B1 (ko) 반도체 소자 및 그 제조 방법
KR950026026A (ko) 트랜지스터 제조 방법
KR950021765A (ko) 반도체 소자의 트랜지스터 형성방법
KR970054268A (ko) 반도체 에스 오 아이 소자의 제조방법
KR19980046004A (ko) 반도체 소자 및 그의 제조방법
KR980005893A (ko) 반도체 소자의 트랜지스터 제조 방법
KR940016929A (ko) 모스(mos) 트랜지스터 제조방법
KR960009204A (ko) 이피롬의 제조방법
KR970053091A (ko) 모스 트랜지스터 제조방법
KR970023885A (ko) 모스 전계 효과 트랜지스터의 제조방법
KR970030905A (ko) 트랜지스터 제조방법
KR960005891A (ko) 반도체 소자의 트랜지스터 제조방법
KR19990071127A (ko) 반도체소자의 격리영역 형성방법
KR950021745A (ko) 반도체 장치의 모스형 전계효과 트랜지스터(mosfet) 제조방법
KR930020716A (ko) Itldd 구조의 반도체장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120524

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee