[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR940020830A - High Definition TV, Slice Dispenser - Google Patents

High Definition TV, Slice Dispenser Download PDF

Info

Publication number
KR940020830A
KR940020830A KR1019930002580A KR930002580A KR940020830A KR 940020830 A KR940020830 A KR 940020830A KR 1019930002580 A KR1019930002580 A KR 1019930002580A KR 930002580 A KR930002580 A KR 930002580A KR 940020830 A KR940020830 A KR 940020830A
Authority
KR
South Korea
Prior art keywords
slice
signal
bit
checker
output
Prior art date
Application number
KR1019930002580A
Other languages
Korean (ko)
Inventor
이상건
이정선
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019930002580A priority Critical patent/KR940020830A/en
Publication of KR940020830A publication Critical patent/KR940020830A/en

Links

Landscapes

  • Television Systems (AREA)

Abstract

본 발명은 헤더 검출장치의 버퍼에서 출력되는 24비트 비디오 데이터를 슬라이스별로 구분하여 4개의 슬라이스 복호기 모듈버퍼에 입력시키는 고선명 텔레비젼의 슬라이스 분배장치에 관한 것으로, 고선명 텔레비젼과 같은 많은 데이터를 4개로 병렬처리함으로써 실시간으로 데이터를 처리할 수 있게 된다.The present invention relates to a slice distribution apparatus of a high definition television, in which 24-bit video data outputted from a buffer of a header detection device is divided into slices and input to four slice decoder module buffers. This enables data processing in real time.

Description

고선명 텔레비젼의 슬라이스 분배장치High Definition TV, Slice Dispenser

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 비트 스트림의 입력 포맷 예시도,1 is an exemplary input format of a bit stream,

제 2 도는 본 발명 고선명 텔레비젼의 슬라이스 분배장치 구성도이다.2 is a block diagram of a slice distributing device of the high definition television of the present invention.

Claims (1)

헤더검출장치의 버퍼에서 출력되는 24비트 비디오 데이터를 슬라이스 별로 구분하여 4개의 슬라이스 복호기 모듈 버퍼에 입력시키는 장치에 있어서, 24비트 슬라이스 시작부호(SCC)를 검사하는 슬라이스 시작부호 검사기⑴와; 24비트 슬라이스 데이터 및 판독용 클럭(RCLK)을 입력받아 스터핑(Stuffing)을 검사하는 스터핑 검사기⑵와; 상기 슬라이스 시작부호 검사기⑴의 출력신호(SSCC)를 입력받아 2비트 제어신호(CNT)에 대하여 각각 4개의 출력신호를 출력하는 복호기⑷와; 이 복호기⑷의 출력신호와 스터핑 검사기⑵의 출력신호(STFC) 및 판독용 클럭신호(RCLK)를 입력받아 4개의 슬라이스 복호기 모듈 버퍼(SDMB)에 24비트의 슬라이스 데이터가 입력될수 있도록 제어하는 기록 제어기⑸와; 상기슬라이스 시작부호 검사기⑴의 출력신호(SSCC)를 입력받아 헤더 검출장치로 슬라이스 정치(Slice Stop 이하 SLSP)신호를 출력하는 슬라이스 정지신호 발생기⑹와; 슬라이스 복호기 모듈버퍼(SDMB)로 입력되는 데이터와 상기 기록제어기⑸에서 출력된 기록신호의 동작시간을 맞추기 위해 데이터를 지연시키는 지연부⑺로 구성함을 특징으로 하는 고선명 텔레비젼의 슬라이스 분배장치.A device for dividing 24-bit video data output from a buffer of a header detection device into four slice decoder module buffers for each slice, comprising: a slice start code checker for checking a 24-bit slice start code (SCC); A stuffing checker for checking stuffing by receiving 24-bit slice data and a read clock RCLK; A decoder 받아 which receives the output signal SSCC of the slice start code checker 를 and outputs four output signals with respect to the 2-bit control signal CNT; The write controller controls the 24 bit slice data to be input to the four slice decoder module buffers (SDMB) by receiving the output signal of the decoder, the output signal of the stuffing checker (STFC), and the read clock signal (RCLK). ⑸ and; A slice stop signal generator for receiving an output signal (SSCC) of the slice start code checker 'and outputting a slice stop (SLSP) signal to a header detection device; And a delay unit for delaying data to match an operation time of a recording signal output from the recording controller and a slice decoder module buffer (SDMB). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930002580A 1993-02-24 1993-02-24 High Definition TV, Slice Dispenser KR940020830A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930002580A KR940020830A (en) 1993-02-24 1993-02-24 High Definition TV, Slice Dispenser

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930002580A KR940020830A (en) 1993-02-24 1993-02-24 High Definition TV, Slice Dispenser

Publications (1)

Publication Number Publication Date
KR940020830A true KR940020830A (en) 1994-09-16

Family

ID=66866144

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930002580A KR940020830A (en) 1993-02-24 1993-02-24 High Definition TV, Slice Dispenser

Country Status (1)

Country Link
KR (1) KR940020830A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9020286B2 (en) 2010-07-27 2015-04-28 Samsung Electronics Co., Ltd. Apparatus for dividing image data and encoding and decoding image data in parallel, and operating method of the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9020286B2 (en) 2010-07-27 2015-04-28 Samsung Electronics Co., Ltd. Apparatus for dividing image data and encoding and decoding image data in parallel, and operating method of the same

Similar Documents

Publication Publication Date Title
KR960028431A (en) PS packetization device of MPEG-2 system
KR950024445A (en) Apparatus and method for adaptive bitstream data transmission in video and audio decoding system
KR950035312A (en) Bit stuffing removal device
KR940020830A (en) High Definition TV, Slice Dispenser
KR970032126A (en) Image stabilization device at high speed playback in video decoder
KR970010156B1 (en) Fifo buffer matching apparatus in receiving circuit of signal communication system
KR950007415A (en) Video and Audio Signal Synchronizer of MPEG Decoding System
KR950024456A (en) Apparatus and method for transmitting bitstream data in video and audio decoding system
KR970004746A (en) Plasma Display Panel TV Frame Memory Device
KR970006826B1 (en) Output buffer apparatus for digital data reproducing system
KR900702719A (en) TV signal processor
KR910015938A (en) Independent Synchronization Circuit Eliminates Delay of Buffer During Reframe
KR940020826A (en) High Definition TV Header Detection Device
KR950006601A (en) High speed data memory device
KR950020288A (en) Histogram Generator of Video Signal
KR970019657A (en) HTV receiver unit
KR950024054A (en) Bitstream Data Transmission Device
KR970010086B1 (en) Apparatus for transmitting multiplexed bit stream with moving image & audio signal for use in decoding system
KR930001049A (en) CRT display interface circuit
NO995556D0 (en) Method and apparatus for connecting a processor to an ASIC
KR940023040A (en) Decoding method and apparatus for continuous processing of discontinuous data
KR950022190A (en) Variable length decoder of digital compressed video signal
KR950015375A (en) Memory control method and circuit
KR970057688A (en) Data input control circuit of A / V decoder
KR970057991A (en) PCR recorder in MPEG transport packets

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination