[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR910012721U - Data conversion circuit - Google Patents

Data conversion circuit

Info

Publication number
KR910012721U
KR910012721U KR2019890020201U KR890020201U KR910012721U KR 910012721 U KR910012721 U KR 910012721U KR 2019890020201 U KR2019890020201 U KR 2019890020201U KR 890020201 U KR890020201 U KR 890020201U KR 910012721 U KR910012721 U KR 910012721U
Authority
KR
South Korea
Prior art keywords
conversion circuit
data conversion
data
circuit
conversion
Prior art date
Application number
KR2019890020201U
Other languages
Korean (ko)
Other versions
KR920004439Y1 (en
Inventor
김주선
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019890020201U priority Critical patent/KR920004439Y1/en
Publication of KR910012721U publication Critical patent/KR910012721U/en
Application granted granted Critical
Publication of KR920004439Y1 publication Critical patent/KR920004439Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10222—Improvement or modification of read or write signals clock-related aspects, e.g. phase or frequency adjustment or bit synchronisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B20/1201—Formatting, e.g. arrangement of data block or words on the record carriers on tapes

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
KR2019890020201U 1989-12-28 1989-12-28 Data converting circuit KR920004439Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890020201U KR920004439Y1 (en) 1989-12-28 1989-12-28 Data converting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890020201U KR920004439Y1 (en) 1989-12-28 1989-12-28 Data converting circuit

Publications (2)

Publication Number Publication Date
KR910012721U true KR910012721U (en) 1991-07-30
KR920004439Y1 KR920004439Y1 (en) 1992-06-29

Family

ID=19294243

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890020201U KR920004439Y1 (en) 1989-12-28 1989-12-28 Data converting circuit

Country Status (1)

Country Link
KR (1) KR920004439Y1 (en)

Also Published As

Publication number Publication date
KR920004439Y1 (en) 1992-06-29

Similar Documents

Publication Publication Date Title
DK590187A (en) PRINTED-ANTENNA circuit
DE69033309D1 (en) Clock generation circuit
DE69024431D1 (en) Flip-flop circuit
DK638687D0 (en) BAEREBELGEREGREPRODUCING CIRCUIT
DE69033522D1 (en) Printed circuit
DK32790D0 (en) CYCLOSPOR INFORMATION
DE69031729D1 (en) MODULATOR CIRCUIT
DE69017601D1 (en) Circuit arrangement.
DE69008464D1 (en) Circuit arrangement.
DE69023971D1 (en) Circuit module.
DE69023395D1 (en) Arbitration circuit.
DE69428667D1 (en) Parallel-to-serial data conversion circuit
KR910008129U (en) Return Emphasis Circuit
DE68924299D1 (en) Interface circuit.
DE68928145D1 (en) TTL-ECL level conversion circuit
DE69027516D1 (en) Buffer circuit
KR910012721U (en) Data conversion circuit
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
KR910001567A (en) Data conversion transmission circuit
KR930005808U (en) Data conversion circuit
DE69025116D1 (en) Push-pull circuit
FI914230A0 (en) Circuit arrangement.
DE69029577D1 (en) Signal conversion circuit
KR900021456U (en) Data delay circuit
DE69004610D1 (en) Sampling circuit.

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030530

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee