KR900008639A - Method for isolating devices in semiconductor integrated circuits - Google Patents
Method for isolating devices in semiconductor integrated circuitsInfo
- Publication number
- KR900008639A KR900008639A KR1019880015690A KR880015690A KR900008639A KR 900008639 A KR900008639 A KR 900008639A KR 1019880015690 A KR1019880015690 A KR 1019880015690A KR 880015690 A KR880015690 A KR 880015690A KR 900008639 A KR900008639 A KR 900008639A
- Authority
- KR
- South Korea
- Prior art keywords
- integrated circuits
- semiconductor integrated
- isolating devices
- isolating
- devices
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880015690A KR970007111B1 (en) | 1988-11-28 | 1988-11-28 | Isoating method of integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880015690A KR970007111B1 (en) | 1988-11-28 | 1988-11-28 | Isoating method of integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900008639A true KR900008639A (en) | 1990-06-03 |
KR970007111B1 KR970007111B1 (en) | 1997-05-02 |
Family
ID=19279644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019880015690A KR970007111B1 (en) | 1988-11-28 | 1988-11-28 | Isoating method of integrated circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970007111B1 (en) |
-
1988
- 1988-11-28 KR KR1019880015690A patent/KR970007111B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR970007111B1 (en) | 1997-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008673A (en) | Semiconductor integrated circuit device | |
KR0180247B1 (en) | Method for manufacturing semiconductor integrated circuit device | |
KR900008644A (en) | Semiconductor device manufacturing method | |
DE69026164D1 (en) | Semiconductor integrated circuit | |
DE69031551D1 (en) | Integrated semiconductor circuit and test method therefor | |
KR860004457A (en) | Semiconductor integrated circuit device and its manufacturing method and manufacturing device | |
KR890017789A (en) | Semiconductor integrated circuit device | |
KR900017269A (en) | Semiconductor integrated circuit device | |
KR890015368A (en) | Semiconductor device manufacturing method | |
KR890004421A (en) | Semiconductor integrated circuit device | |
KR890015418A (en) | Semiconductor integrated circuit and its manufacturing method | |
EP0568294A3 (en) | Method for testing semiconductor integrated circuit | |
KR870011689A (en) | Method for removing resist and semiconductor device formed thereby | |
KR900008697A (en) | Semiconductor wafer manufacturing method | |
KR910001871A (en) | Semiconductor device manufacturing method | |
EP0409256A3 (en) | Semiconductor ic device and method for manufacturing the same | |
GB2209872B (en) | Fabrication method for semiconductor integrated circuits | |
KR860005450A (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
DE69031671D1 (en) | Integrated semiconductor circuit | |
KR900010934A (en) | Method for manufacturing a semiconductor device having a semi-conductor-on-insulator structure and a semi-conductor-on-insulator structure | |
EP0413256A3 (en) | Semiconductor structure for high power integrated circuits | |
KR900011093A (en) | Integrated circuit type semiconductor device | |
KR900012360A (en) | Semiconductor integrated circuit and its manufacturing method | |
KR900015282A (en) | Method for manufacturing semiconductor device | |
DE69026226D1 (en) | Integrated semiconductor circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090828 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |