[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS63153549U - - Google Patents

Info

Publication number
JPS63153549U
JPS63153549U JP4556987U JP4556987U JPS63153549U JP S63153549 U JPS63153549 U JP S63153549U JP 4556987 U JP4556987 U JP 4556987U JP 4556987 U JP4556987 U JP 4556987U JP S63153549 U JPS63153549 U JP S63153549U
Authority
JP
Japan
Prior art keywords
board
terminals
integrated circuit
hybrid integrated
twisted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4556987U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP4556987U priority Critical patent/JPS63153549U/ja
Publication of JPS63153549U publication Critical patent/JPS63153549U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例の混成集積回路の半
断面斜視図、第2図は本考案の一実施例の実装状
態側面図、第3図は従来方法の実装状態側面図で
ある。 1……混成集積回路、2……平板状端子、3…
…捩り状端子、4……基板、5……電気部品、6
……印刷配線基板、7……リード孔、8……はん
だ。
FIG. 1 is a half-sectional perspective view of a hybrid integrated circuit according to an embodiment of the present invention, FIG. 2 is a side view of a mounted state of an embodiment of the present invention, and FIG. 3 is a side view of a mounted state of a conventional method. 1... Hybrid integrated circuit, 2... Flat terminal, 3...
...Twisted terminal, 4... Board, 5... Electrical component, 6
...Printed wiring board, 7...Lead hole, 8...Solder.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 基板に電気部品等を搭載して、その基板に端子
を取付けて成る混成集積回路に於いて、基板に対
して平行になつている平板状端子と、基板に対し
て直角になるように端子の根本部分を捩つた捩り
状端子の両者を組合せて用いている事を特徴とす
る混成集積回路。
In a hybrid integrated circuit in which electrical components are mounted on a board and terminals are attached to the board, flat terminals are parallel to the board, and terminals are arranged perpendicular to the board. A hybrid integrated circuit characterized by using a combination of twisted terminals with twisted base parts.
JP4556987U 1987-03-30 1987-03-30 Pending JPS63153549U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4556987U JPS63153549U (en) 1987-03-30 1987-03-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4556987U JPS63153549U (en) 1987-03-30 1987-03-30

Publications (1)

Publication Number Publication Date
JPS63153549U true JPS63153549U (en) 1988-10-07

Family

ID=30864423

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4556987U Pending JPS63153549U (en) 1987-03-30 1987-03-30

Country Status (1)

Country Link
JP (1) JPS63153549U (en)

Similar Documents

Publication Publication Date Title
JPS63153549U (en)
JPH01163343U (en)
JPS61136576U (en)
JPS6356568U (en)
JPH01139418U (en)
JPH0166763U (en)
JPS647770U (en)
JPS6454383U (en)
JPS6344474U (en)
JPS62193762U (en)
JPS6355491U (en)
JPS6151774U (en)
JPS6175156U (en)
JPS61173144U (en)
JPS639153U (en)
JPS6176970U (en)
JPS63113962U (en)
JPH01104063U (en)
JPH01104064U (en)
JPS6310540U (en)
JPH01143074U (en)
JPH01165573U (en)
JPH0249142U (en)
JPS61184279U (en)
JPS6265869U (en)