[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS6146025A - Projection exposure - Google Patents

Projection exposure

Info

Publication number
JPS6146025A
JPS6146025A JP59167475A JP16747584A JPS6146025A JP S6146025 A JPS6146025 A JP S6146025A JP 59167475 A JP59167475 A JP 59167475A JP 16747584 A JP16747584 A JP 16747584A JP S6146025 A JPS6146025 A JP S6146025A
Authority
JP
Japan
Prior art keywords
alignment mark
bleaching
alignment
exposure process
projection exposure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59167475A
Other languages
Japanese (ja)
Inventor
Kohei Eguchi
江口 公平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59167475A priority Critical patent/JPS6146025A/en
Publication of JPS6146025A publication Critical patent/JPS6146025A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

PURPOSE:To prevent a required time for position-displacement confirming process from becoming long due to bleaching, by projecting light also on an alignment mark of the subsequent reduced projection position at each time reduced projection is done. CONSTITUTION:In an exposure process for position displacement confirming, a bright protuberance 30 which is correspondent with an alignment mark position of a neighbouring pattern to be exposed subsequently as shown in the figure and which has a sufficient size for exposing the alignment mark, is formed on a reticle 20'. Therefore, light is projected also on the position of the alignment mark for the subsequent reduced exposure process, through the bright protuberance 30 of the reticle 20' in the prior reduced projection exposure process, attaining a bleaching effect, so the true step section of the alignment mark can be recognized without requiring any bleaching time when the position alignment confirmation is done in the subsequent reduced projection exposure process.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は半導体装置の製造方法、特にマスク目金せ1穆
の改良に関するものである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a method for manufacturing a semiconductor device, and particularly to an improvement in a mask eyelet.

(従来の技術) 半導体装置の製造工程においてパターンの転写技術は、
重要な技術の一つとなっている。特に素子の微細化、高
密度化に伴い、パターンの位置合せ(以下、アラインメ
ントという)精度向上べの要求が高まっている。
(Prior art) Pattern transfer technology in the manufacturing process of semiconductor devices is
It has become one of the important technologies. In particular, with the miniaturization and higher density of elements, there is an increasing demand for improved precision in pattern positioning (hereinafter referred to as alignment).

この要求を満たす為に、近年縮小投影露光装置が用いら
れる事が多くなった。縮小投影露光装置はレティクルの
パターンをウェハー上に縮小投影し、更にウェハーをス
テ、プ移動させる事を繰シ返していくものである。・ 縮小投影露光装置の利点の一つとして、−回縮小投影す
る毎にアラインメントヲ行なう事が出来る為ウェハーの
変形、伸縮等の影響を受けずに、所望のアラインメント
精度が得られるという点がちる。この1回縮小投影する
毎にアラインメントを行なう事を以後ダイバイダイアラ
インメントと称する。
In order to meet this demand, reduction projection exposure apparatuses have been increasingly used in recent years. A reduction projection exposure apparatus repeatedly projects a reticle pattern onto a wafer in a reduced size and then moves the wafer step by step.・One of the advantages of reduction projection exposure equipment is that alignment can be performed every time reduction projection is performed, so the desired alignment accuracy can be obtained without being affected by wafer deformation, expansion and contraction, etc. . The process of performing alignment every time this reduction projection is performed is hereinafter referred to as die-by-die alignment.

ダイバイダイアラインメントにおいて、ウェハーパター
ンとレティクルパターンとの位置ズレの認@金行なうに
は、種々の波長の光が採用されているが、最も精度良く
アラインメント出来る波長は、光学系の整合性という点
から、パターン転写に用いられる波長、すなわちフォト
レジストの感光波長である。
In die-by-die alignment, various wavelengths of light are used to identify misalignment between the wafer pattern and the reticle pattern, but the wavelength that allows for the most accurate alignment is determined from the viewpoint of consistency of the optical system. , is the wavelength used for pattern transfer, that is, the wavelength to which the photoresist is sensitive.

(発明が解決しようとする問題点) しかしながら、フォトレジスト感光波長全パターンの位
置ズレの確認に用いる場合、以下に説明する様な問題点
がある。
(Problems to be Solved by the Invention) However, when the method is used to check the positional deviation of all patterns of photoresist at wavelengths sensitive to light, there are problems as described below.

ここでアラインメントマークに用いるウェハー上のマー
クが、フォトレジスト塗布前において、例に第3図(a
lに示す様な十字の形状であシ、ウェハー上の断面が第
3図(blのような突出部りが存在する状態であるとす
る。
Here, the mark on the wafer used as the alignment mark is shown in FIG. 3 (a) before coating the photoresist.
It is assumed that the cross section of the wafer is in the shape of a cross as shown in FIG.

露光前罠行なわれるウェハー上のフォトレジスト膜の形
成は、通常ウェハー上に7オトレジストを滴下してウェ
ハーを回転させる方法を用いているが、この方法ではク
エハー中心から、ウェハー外周へ7オトレジストが遠心
力で流動する為、段差上での7オトレジスト膜の被覆性
は特にクエハー外周に近い程、第4図(a)の点線のよ
うに、左右非対称となる。すなわち断面は第4図(bl
の様になる。この後、パターンの位置ズレ確認の為に7
オトレジスト感光波長の光を照射すると7オトレジスト
はこの波長に対して不透明である為、アラインメントマ
ークは第4図(alの様にパターン本来の側面tL、 
tRの段に対して、フォトレジスト膜2で形成された側
面m L 、 m Rの方がはっきり見える事がある。
The formation of a photoresist film on a wafer, which is carried out before exposure, usually involves dropping 7-photoresist onto the wafer and rotating the wafer. Since it flows due to force, the coverage of the 7-otoresist film on the step becomes asymmetrical, especially as it approaches the outer periphery of the wafer, as shown by the dotted line in FIG. 4(a). In other words, the cross section is shown in Figure 4 (bl
It will look like this. After this, 7.
When the photoresist is irradiated with light at the photosensitive wavelength, the alignment mark is formed as shown in Figure 4 (al).
The side surfaces m L and m R formed of the photoresist film 2 may be more clearly visible than the step tR.

このアラインメントマークの位置の認識誤差の為、アラ
インメント精度の低下がしばしば起こる。
Due to recognition errors in the positions of the alignment marks, alignment accuracy often decreases.

ところで7オトレジストには、感光波長を照射すると光
の吸収が小さくなシ、この波長に対して透明に近くなる
という一般にブリーチングと称される現象がおる。
By the way, when irradiated with a photosensitive wavelength, the No. 7 photoresist exhibits a phenomenon generally called bleaching, in which the photoresist absorbs less light and becomes nearly transparent to this wavelength.

前述したアラインメントマークの位置の認識誤差を減少
させる為に、Lばしはこのブリーチングが利用されてい
る。すなわちフォトレジスト感光波長をある時間、位置
ズレ確認工程の前に照射すると第4図(alにおける点
線部の側面mI、 、 mBの線が弱くなる。しかる後
位置ズレ確認工程を開始すると、アラインメントマーク
としての段は本来のパターンの側面tL e tRと認
識し、正常な位置の確認が行なわれる。
In order to reduce the recognition error of the position of the alignment mark mentioned above, this bleaching is used in the L-brush. In other words, if the photoresist photosensitive wavelength is irradiated for a certain period of time before the positional deviation confirmation process, the lines mI, , mB on the side faces of the dotted line in Figure 4 (al) become weaker.When the positional deviation confirmation process is started after that, the alignment mark This step is recognized as the side surface tL e tR of the original pattern, and the correct position is confirmed.

しかしながらブリーチングを用いたこの方法にも次のよ
うな欠点がある。すなわちダイバイダイアラインメント
の場合、このブリーチングを各縮小投影工程に対して行
なうと、ウニノー−1枚当たシの所要時間は(ブリーチ
ング時間)X(クエハー当fcシの縮小投影回数)だけ
余分にかかる事になシ、生産性に支障をきたす。
However, this method using bleaching also has the following drawbacks. In other words, in the case of die-by-die alignment, if this bleaching is performed for each reduction projection process, the time required for each image will be increased by (bleaching time) x (number of reduction projections for each image). This will hinder productivity.

本発明の目的はブリーチングを行なうにもかかわらず位
置ズレ確認工程の所要時間を長く要しない位置ズレ確認
の方法を提供するものである。
An object of the present invention is to provide a method for checking positional deviation that does not require a long time in the positional deviation checking process even though bleaching is performed.

(問題点を解決するための手段) 本発明によれば、縮小投影毎に次の縮小投影位置の位置
合せマーク(アラインメントマーク)にも光を投影して
ブリーチングを行うことにより、縮小投影毎に行なわれ
る位置ズレ確認工程の所要時間をブリーチングのために
長くしないパターン位置ズレ確認方法を得る。
(Means for Solving the Problems) According to the present invention, by projecting light to the alignment mark (alignment mark) at the next reduction projection position for each reduction projection and performing bleaching, every reduction projection To obtain a method for confirming a pattern positional deviation in which the time required for a positional deviation confirmation step performed in the process is not increased due to bleaching.

(実施例) 以下本発明の実施例を図に示しながら説明する。(Example) Embodiments of the present invention will be described below with reference to the drawings.

第り図(alの様に位置ズレ確認工程のためのアライン
メントマーク10はレティクル20の一辺の近傍に設け
る。するとウェハー上に転写されるパター/はウェハー
上で第り図(b)の様例なる。次に第2図(alの様に
位置ズレ確認のための露光工程では、レティクル20′
上の、先の縮小露光工程でアライメントマークが位置し
九所に明部(光を透過する領域)の突起30t−設ける
。この突起$3゜の位置と大きさは、第2図(blに示
される様に後に露光するとなシのパターンの7ラインメ
/トマークの位置に対応し、このアラインメントマーク
1十分露光する大きさにする。また露光の際この明部の
突起部30に照射する光は、ブリーチング効果を高める
為に本チ、プ上の光強度よシも高い照度が得られる別光
源を用いることが望ましい。この為、第2図(b)にお
いて、先の縮小投影露光工程7′露光しティクル゛la
 O’の突起部30の明部全通して次の縮小投影露光工
程の72イ/メントマークの位置にも光が照射され、ブ
リーチング効果を得ているので、次の縮小投影露光工程
での位置合せ確認を行なう時には特にブリーチング時間
を必要とせずに7ラインメ/トマークの真の段部を認識
する事が出来る。
The alignment mark 10 for the positional deviation confirmation process is provided near one side of the reticle 20 as shown in Fig. Next, as shown in Figure 2 (al), in the exposure process to confirm positional deviation, the reticle 20'
Above, projections 30t of bright areas (areas that transmit light) are provided at nine locations where alignment marks were located in the previous reduction exposure process. The position and size of this protrusion $3° corresponds to the position of the 7 line mark of the pattern that will not be exposed later as shown in Figure 2 (bl), and this alignment mark 1 is large enough to be sufficiently exposed. It is also desirable to use a separate light source that can provide a higher illuminance than the actual light intensity for the light irradiated onto the bright portion projection 30 during exposure in order to enhance the bleaching effect. For this reason, in FIG. 2(b), the previous reduction projection exposure step 7' exposes the tickle la.
The light is irradiated through the entire bright part of the projection 30 of O' to the position of the 72 I/ment mark in the next reduction projection exposure step, and a bleaching effect is obtained. When checking the alignment, the true stepped portion of the 7-line mark can be recognized without requiring any particular bleaching time.

処理時間の向上の一例を掲げると、仮りにウェハー内の
パターン配列が8×8でパターン転写元源によるブリー
チング時間が2秒とすると、従来方法ではl ’) x
 ”−当たp8X8X2=128(秒)%本発明を用い
た方法では8X2=16(秒)となシlクエハー当た#
)1分52秒の所要時間短縮を行なう審が出来る。
To give an example of improvement in processing time, if the pattern arrangement on the wafer is 8 x 8 and the bleaching time by the pattern transfer source is 2 seconds, the conventional method would be l') x
” - Hit p8X8X2=128 (seconds)% In the method using the present invention, the number of hits is 8X2=16 (seconds).
) The referee can shorten the required time by 1 minute 52 seconds.

(発明の効果) 以上に述べた様に、本発明を用いれば、ダイバイダイア
ラインメントを行なう際に、先に露光されるとなシのパ
ター/位置の露光をブリーチングとして利用する事が出
来る為、実際に必要なブリーチング時間はウェハー上の
パターン配列のうち各行の最初の縮小投影露光工程だけ
ですみ、かつアラインメントも精度良く出来る。
(Effects of the Invention) As described above, by using the present invention, when performing die-by-die alignment, the exposure of the putter/position that is exposed first can be used as bleaching. The actual bleaching time required is only the first reduction projection exposure step of each row of the pattern array on the wafer, and alignment can be achieved with high precision.

【図面の簡単な説明】[Brief explanation of the drawing]

第り図(alはアラインメントマークが形成されている
レティクルを示す平面図、同図(b)は同図Talのレ
ティクルがウェハー上に転写された様子を示す平面図で
必る。 第2図(alは第1図(alのパターンに対して位置合
せするレティクルの平面図、同図(b)は同図Talの
レティクルで第1図(b)のクエハーに露光している様
子を示す平面図でおる。 第3図(a)はアラインメントマークの一例を示す平面
図、同図(blはウェファ−上でのアラインメントマー
クの断面を示す同図(alのに1の位置に対応する断面
図である。 第4図(alはアラインメントマーク上に7オトレジス
)fかぶせた状態の平面図、同図(blは同図(alの
に2の位置の断面図である。 10・・・・・・アラインメントマーク、20.20’
・・・・・・レティクル、30・・・・・・明部の突起
部、【・・・・・・ウェファ−の突起、2・・・・・・
フォトレジスト。 羊l 図 享 2 図
Figure 2 (al) is a plan view showing the reticle on which alignment marks are formed, and Figure 2 (b) is a plan view showing how the reticle in Figure Tal is transferred onto the wafer. al is a plan view of the reticle aligned with the pattern in FIG. 1 (al), and FIG. Figure 3(a) is a plan view showing an example of the alignment mark, and Figure 3(a) is a plan view showing an example of the alignment mark. Fig. 4 (al is a plan view of the state in which 7 otoregis (f) is placed over the alignment mark, and the same figure (bl is a sectional view of position 2 in the same figure (al). 10... Alignment mark, 20.20'
...Reticle, 30...Protrusion in bright area, [...Protrusion on wafer, 2...
Photoresist. Sheep I Illustration 2

Claims (1)

【特許請求の範囲】[Claims] 同一パターンを位置合せしながら複数回ウェファー上に
投影露光を行なう際、先の投影露光工程で次の投影露光
位置のアラインメントマークをも露光する事を特徴とす
る投影露光方法。
A projection exposure method characterized in that when projection exposure is performed on a wafer multiple times while aligning the same pattern, an alignment mark at the next projection exposure position is also exposed in the previous projection exposure step.
JP59167475A 1984-08-10 1984-08-10 Projection exposure Pending JPS6146025A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59167475A JPS6146025A (en) 1984-08-10 1984-08-10 Projection exposure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59167475A JPS6146025A (en) 1984-08-10 1984-08-10 Projection exposure

Publications (1)

Publication Number Publication Date
JPS6146025A true JPS6146025A (en) 1986-03-06

Family

ID=15850366

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59167475A Pending JPS6146025A (en) 1984-08-10 1984-08-10 Projection exposure

Country Status (1)

Country Link
JP (1) JPS6146025A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5364718A (en) * 1988-09-06 1994-11-15 Fujitsu Limited Method of exposing patttern of semiconductor devices and stencil mask for carrying out same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5364718A (en) * 1988-09-06 1994-11-15 Fujitsu Limited Method of exposing patttern of semiconductor devices and stencil mask for carrying out same

Similar Documents

Publication Publication Date Title
US4397543A (en) Mask for imaging a pattern of a photoresist layer, method of making said mask, and use thereof in a photolithographic process
KR20040014078A (en) method for manufacturing semiconductor device and semiconductor device with the overlay mark
JPS5968928A (en) Manufacture of semiconductor device
JPS6146025A (en) Projection exposure
JPH09232202A (en) Method for alignment for projection aligner
JPS63275115A (en) Pattern forming method for semiconductor device
JP2003512740A (en) Method for determining alignment error in reticle, wafer, and stepper
KR100261164B1 (en) Eguipment for fabricating of semiconductor device
JP2647835B2 (en) Wafer exposure method
KR100545208B1 (en) Apparatus and method for fabricating semiconductor device
JPH0423311A (en) Pattern transcription method
JPS6258139B2 (en)
KR20050120072A (en) Alignment mark in semiconductor device and method for aligning substrate using the same
KR100280536B1 (en) Overlay inspection method of semiconductor photo process
JPS62271428A (en) Projection exposure and projection aligner
KR20010028305A (en) Method for revising registration
JPH021110A (en) Mask for exposure use and exposure
KR200181369Y1 (en) Exposing apparatus
KR100336569B1 (en) Phase shift mask and overlay measuring method using the same
JP2002072447A (en) Method for producing semiconductor device
KR100390818B1 (en) Method for forming uniform patterns of semiconductor device
JPS6146026A (en) Manufacture of semiconductor device
CN117452762A (en) Photoetching plate with visual photoetching layout and alignment method
JPS6072232A (en) Pattern aligning method
JPS58176934A (en) Wafer alignment method