JPS60235598A - Vco for secam encoder - Google Patents
Vco for secam encoderInfo
- Publication number
- JPS60235598A JPS60235598A JP9350084A JP9350084A JPS60235598A JP S60235598 A JPS60235598 A JP S60235598A JP 9350084 A JP9350084 A JP 9350084A JP 9350084 A JP9350084 A JP 9350084A JP S60235598 A JPS60235598 A JP S60235598A
- Authority
- JP
- Japan
- Prior art keywords
- vco
- main body
- time
- phase comparator
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N11/00—Colour television systems
- H04N11/06—Transmission systems characterised by the manner in which the individual colour picture signal components are combined
- H04N11/18—Transmission systems characterised by the manner in which the individual colour picture signal components are combined using simultaneous and sequential signals, e.g. SECAM-system
- H04N11/183—Encoding means therefor
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Processing Of Color Television Signals (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の技術分野〕
この発明は、セカム方式複合映像信号発生器におけるv
COに関するものである。[Detailed Description of the Invention] [Technical Field of the Invention] This invention provides a
It is related to CO.
〔従来技術)
一般に、セカム方式カラーTV信号での色信号は、FM
変調された信号を用い、しかも1水平走査(H)時間毎
に基準の周波数が282 f H(4,40625MH
z)と272 f H(4,25MHz )に切替えら
れている。そのため従来のセカムエンコーダ用■Coは
282fH用VCOと272fH用■COの2個を°用
意し、IH毎にその出力を切替えて使用し、出力時間で
ないVCOはそのIH待時間間PLL動作により、基準
の周波数にロックさせるよう構成されていた。[Prior art] Generally, the color signal in the SECAM color TV signal is FM
Using a modulated signal, the reference frequency is 282 f H (4,40625 MH) per horizontal scanning (H) time.
z) and 272 f H (4.25 MHz). Therefore, two COs for the conventional SECUM encoder are prepared, one for 282fH and one for 272fH, and their outputs are switched and used for each IH, and the VCO that is not at output time is activated by PLL operation during the IH waiting time. , was configured to lock to a reference frequency.
しかるにこの従来の構成ではVCOが2個必要であるこ
とと2個のvCOの周波数が隣接していることによるビ
ート対策が必要であるなどの欠点があった。However, this conventional configuration has drawbacks such as the need for two VCOs and the need to take countermeasures against beats due to the fact that the frequencies of the two VCOs are adjacent to each other.
またセカムエンコーダシステムをIC化するためにはV
CO1個で構成する必要があるが、VCOを1個にする
には、PLL動作による基準周波数へのロックをさせる
ことが許される時間が非常に短くなる。このため、安定
な動作を得るために、VCOの動作停止回路を付加する
など非常に複雑な回路の追加が必要であり、そのIC化
の実現は困難であった。Also, in order to convert the SECAM encoder system into an IC, V
It is necessary to configure it with one CO, but in order to use one VCO, the time allowed for locking to the reference frequency by PLL operation becomes extremely short. Therefore, in order to obtain stable operation, it is necessary to add a very complicated circuit such as the addition of a VCO operation stop circuit, and it has been difficult to implement this into an IC.
この発明は、上記のような状況に鑑みてなされたもので
、サブキャリア・ブランキングの開始の時間から複合同
期信号の開始時間までの間VCOの発振周波数を強制的
に基準周波数に合致させ、複合同期信号の開始時間から
サブキャリア・ブランキングの終了時間までの間フェー
ズロックによりその発振周波数を安定させることにより
、V2O3個で安定動作可能なセカムエンコーダシステ
ムを構成できるとともに、そのIC化を達成できるセカ
ムエンコーダ用■COを提供することを目的としている
。The present invention was made in view of the above-mentioned situation, and includes a method of forcing the oscillation frequency of the VCO to match the reference frequency from the start time of subcarrier blanking to the start time of the composite synchronization signal. By stabilizing the oscillation frequency by phase locking from the start time of the composite synchronization signal to the end time of subcarrier blanking, it is possible to construct a SECUM encoder system that can operate stably with three V2O units, and also to integrate it into an IC. The purpose is to provide a ■CO for SECUM encoders that can be achieved.
以下、この発明の実施例を図について説明する。 Embodiments of the present invention will be described below with reference to the drawings.
第1図は本発明の一実施例によるセカムエンコーダ用■
COを示し、図において、10はVCO本体で、該■C
O本体10は、従来から知られているディレイドマルチ
方式のもので、基準人力Vrefと制御人力Vcとの電
圧差によってその発振周波数が制御される。またVCO
本体1oの発振周波数を、基準信号の周波数に合わせる
ためのフィードバンク回路として位相比較器20が設け
られており、該位相比較器20はVCO本体10の出力
信号すの周波数と基準信号aの周波数とを比較して、そ
の比較結果をVCO本体の動作電流に対して帰還し、V
CO基準発振周波数を決めるようにしている。そして位
相比較器2oが動作するときはVCO本体10の制御人
力Vcは基準人力Vrefと同じ電位にされる。Figure 1 shows a SECOM encoder according to an embodiment of the present invention.
In the figure, 10 is the VCO main body, and the
The main body 10 is of a conventionally known delayed multi-type system, and its oscillation frequency is controlled by the voltage difference between the reference human power Vref and the control human power Vc. Also VCO
A phase comparator 20 is provided as a feed bank circuit to match the oscillation frequency of the main body 1o with the frequency of the reference signal a, and the phase comparator 20 is configured to match the frequency of the output signal A of the VCO main body 10 and the frequency of the reference signal a. The comparison result is fed back to the operating current of the VCO main body, and V
The CO reference oscillation frequency is determined. When the phase comparator 2o operates, the control human power Vc of the VCO main body 10 is set to the same potential as the reference human power Vref.
従来のセカムエンコーダシステムではこのVCOと位相
比較器とが2組用意されていた。そして位相比較器が動
作するタイミングを制御するスイッチSW2をIH毎に
閉じてVCOを基準周波数に合わせ、開いている時間に
Vcoだけを動作させ、かつ2組の動作タイミングをI
Hずつずらして2つのVCOの出力を交互に選択して使
うことで、連続した■CO出力を得ていた。これに対し
、本実施例ではVCO本体IOと位相比較器20にトリ
ガ回路30を追加し、第2図Tdlのタイミングでスイ
ッチSW2を閉じてそれぞれの機能が働くように制御す
ることで、Vcoと位相比較器の削減を実現している。In the conventional SECUM encoder system, two sets of this VCO and a phase comparator were prepared. Then, switch SW2, which controls the timing at which the phase comparator operates, is closed every IH to adjust the VCO to the reference frequency, and when it is open, only Vco is operated, and the operation timings of the two sets are set to IH.
By shifting the outputs by H and selecting and using the outputs of the two VCOs alternately, a continuous ■CO output was obtained. In contrast, in this embodiment, a trigger circuit 30 is added to the VCO main body IO and the phase comparator 20, and the switch SW2 is closed at the timing Tdl in FIG. 2 to control each function to operate. The number of phase comparators has been reduced.
ところでVCo本体1oの出力bがTV映像信号に必要
な時間は、第2図(e)に示すようにサブキャリア・ブ
ランキング期間以外であるため、上記のように1個のv
coだけのセカムエンコーダシステムを構成するには、
このブランキング期間BL(同図(al参照)を利用し
てVCO本体1oの発振周波数を基準信号aの周波数に
ロックさせる必要がある。しかるにこの時間は短いため
、P、LL動作だけでは確実にロックさせることができ
ない。By the way, the time required for the output b of the VCo body 1o to be a TV video signal is outside the subcarrier blanking period as shown in FIG.
To configure a CO-only SECAM encoder system,
It is necessary to lock the oscillation frequency of the VCO main body 1o to the frequency of the reference signal a using this blanking period BL (see figure (al)). However, since this time is short, it is not possible to reliably use only P and LL operations. Can't get it to lock.
そこで本実施例では、第2図(clに示すようにスイッ
チSWIの閉じるタイミングだけ■co本体10に基準
周波数でトリガをがけ、残る時間でPLL動作によるロ
ックをさせるようにしたものである。この場合位相比較
器2oはその電源スィッチSW2が閉じたときにPLL
動作を行ない、該スイッチSW2が開いたときはフィー
ドバンクの制御量をボールドするホールド動作を行なう
。Therefore, in this embodiment, as shown in FIG. 2 (cl), the CO main body 10 is triggered at the reference frequency only when the switch SWI is closed, and the lock is performed by PLL operation during the remaining time. In this case, the phase comparator 2o is activated by the PLL when its power switch SW2 is closed.
When the switch SW2 is opened, a hold operation is performed to bold the control amount of the feed bank.
このように、本実施例では、サブキャリア・ブランキン
グ時間の開始時に■CO本体の発振周波数を強制的に基
準周波数に合致させるようにしたので、短い時間で確実
にフェーズロックでき、安定動作が可能で、VCO本体
および位相比較器が1個で済み、モノリシックIC化が
実現できた。In this way, in this embodiment, the oscillation frequency of the CO main body is forced to match the reference frequency at the start of the subcarrier blanking time, so phase lock can be achieved reliably in a short time and stable operation can be achieved. It was possible, and only one VCO body and one phase comparator were required, making it possible to create a monolithic IC.
また■CO本体が1個で済むので特性のバラツキがなく
、かつビートなどの問題もない。Also, since only one CO body is required, there is no variation in characteristics and there are no problems such as beats.
〔発明の効果〕
以上のように、本発明に係るセカムエンコーダ用■CO
によれば、サブキャリア・ブランキングの開始の時間か
ら複合同期信号の開始時間までの間VCOの発振周波数
を強制的に基準周波数に合致させ、複合同期信号の開始
時間からサブキャリア・ブランキングの終了時間までフ
ェーズロックによりその発振周波数を安定させるように
したので、短いフェーズロック時間でもその発振周波数
を確実に基準周波数にロックでき、その結果VCOが1
個で済み、IC化が達成できる効果がある。[Effects of the Invention] As described above, the ■CO for SECUM encoder according to the present invention
According to the method, the oscillation frequency of the VCO is forced to match the reference frequency from the start time of subcarrier blanking to the start time of the composite synchronization signal, and the oscillation frequency of the VCO is forced to match the reference frequency from the start time of the composite synchronization signal to the start time of the composite synchronization signal. Since the oscillation frequency is stabilized by phase lock until the end time, the oscillation frequency can be reliably locked to the reference frequency even with a short phase lock time, and as a result, the VCO is 1.
This has the effect of making it possible to achieve IC implementation.
第1図は本発明の一実施例によるセカムエンコーダ用V
COの回路図、第2図は第1図の回路の動作タイミング
を示す図である。
10・・・■CO本体、20・・・位相比較器、30・
・・トリガ回路。
代理人 大 岩 増 雄
第1図
(272fHor 282fH)FIG. 1 shows a V for a SECUM encoder according to an embodiment of the present invention.
The circuit diagram of the CO, FIG. 2, is a diagram showing the operation timing of the circuit of FIG. 1. 10... ■CO main body, 20... Phase comparator, 30.
...Trigger circuit. Agent Masuo Oiwa Figure 1 (272fHor 282fH)
Claims (1)
体と、該VCO本体と1水平走査時間毎にその周波数が
上記2つの基準周波数の間で交互に切換ねる基準信号と
に接続されサブキャリア・ブランキング期間の開始時間
から七カム複合同期信号の開始時間まで動作し上記VC
O本体の発振周波数を上記基準信号の周波数に一致させ
るトリガ回路と、上記複合同期信号の開始時間から上記
サブキャリア・ブランキング期間の終了時間まで動作し
上記VCO本体の出力と上記基準信号とを位相比較しそ
の比較結果を上記vCO本体にフィードバンクする位相
比較器とを備えたことを特徴とするセカムエンコーダ用
VCO0(1) The main body of the CO that oscillates at one of two reference frequencies, and the sub The above VC operates from the start time of the carrier blanking period to the start time of the seven-cam composite synchronization signal.
a trigger circuit that matches the oscillation frequency of the VCO main body with the frequency of the reference signal; and a trigger circuit that operates from the start time of the composite synchronization signal to the end time of the subcarrier blanking period to connect the output of the VCO main body and the reference signal. A VCO for a SECUM encoder characterized by comprising a phase comparator that compares phases and feeds the comparison results to the vCO main body.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9350084A JPS60235598A (en) | 1984-05-08 | 1984-05-08 | Vco for secam encoder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9350084A JPS60235598A (en) | 1984-05-08 | 1984-05-08 | Vco for secam encoder |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60235598A true JPS60235598A (en) | 1985-11-22 |
Family
ID=14084066
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9350084A Pending JPS60235598A (en) | 1984-05-08 | 1984-05-08 | Vco for secam encoder |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60235598A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62174189A (en) * | 1985-10-21 | 1987-07-30 | Reiko Co Ltd | Insulating transfer material |
-
1984
- 1984-05-08 JP JP9350084A patent/JPS60235598A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62174189A (en) * | 1985-10-21 | 1987-07-30 | Reiko Co Ltd | Insulating transfer material |
JPH0325353B2 (en) * | 1985-10-21 | 1991-04-05 | Reiko Kk |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4038683A (en) | Television synchronizing generator | |
JPH0561835B2 (en) | ||
JPS60235598A (en) | Vco for secam encoder | |
US5018015A (en) | Adaptive keyed synchronous detector | |
US4896214A (en) | Television receiver with a micro-computer controlled operating part and a switching network part | |
JPH06276089A (en) | Pll circuit | |
KR910009089B1 (en) | Phae locked loop circuit | |
US6519008B1 (en) | Filter circuit | |
JP2514977B2 (en) | VCO device for secum encoder | |
JP2503619B2 (en) | Phase lock loop device | |
JP2713988B2 (en) | Horizontal AFC circuit | |
JP2661300B2 (en) | Control method of image sampling clock | |
JP2687484B2 (en) | Automatic frequency control circuit | |
JP2975807B2 (en) | VTR video signal processing circuit | |
JPH04261220A (en) | Phase locked loop circuit | |
JP2773864B2 (en) | Video signal synthesizer | |
JPH0638116A (en) | Phase locked loop circuit | |
KR960010225Y1 (en) | External synchronization circuit | |
JP2508863B2 (en) | Pedestal clamp circuit | |
KR100287783B1 (en) | Cctv camera | |
JPH0368216A (en) | Pll circuit | |
JPS63108875A (en) | Video signal synchronizing device | |
JPH06101857B2 (en) | Carrier color signal frequency conversion circuit | |
JPH05328167A (en) | Power supply synchronization system for 50hz | |
JPH08237123A (en) | Phase locked loop circuit |