JPS6489334A - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit deviceInfo
- Publication number
- JPS6489334A JPS6489334A JP62247169A JP24716987A JPS6489334A JP S6489334 A JPS6489334 A JP S6489334A JP 62247169 A JP62247169 A JP 62247169A JP 24716987 A JP24716987 A JP 24716987A JP S6489334 A JPS6489334 A JP S6489334A
- Authority
- JP
- Japan
- Prior art keywords
- pad
- aluminum
- wiring
- polycrystalline
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To obtain a pad adapted for a bipolar IC having relatively large self-heat generation and easily exposed with a high temperature by forming an aluminum 2-layer structure laid on a polycrystalline Si when a bonding pad is formed at an IC. CONSTITUTION:A polycrystalline Si pad 3 having an area of a square of approx. 100mum is formed simultaneously upon formation of a polycrystalline Si film, such as an emitter electrode on a semiconductor substrate 1 formed with an insulating film 2 on its surface by LOCOS oxidizing. Then, a first aluminum wiring layer 4 is formed on the part of the film 2, the whole surface including the pad 3 and the layer 4 is covered with an interlayer insulating film 5, an opening 5a for forming a contact between the wiring 4 and second aluminum wiring 6a is opened, and an opening 5b is also opened on the pad 3. Thereafter, an aluminum pad 6 is laminated on the pad 3, a second aluminum wiring 6A connected thereto is provided on the wiring 4, and the whole surface is covered with a protective film 7 while exposing the pad 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247169A JPS6489334A (en) | 1987-09-29 | 1987-09-29 | Semiconductor integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247169A JPS6489334A (en) | 1987-09-29 | 1987-09-29 | Semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6489334A true JPS6489334A (en) | 1989-04-03 |
Family
ID=17159467
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62247169A Pending JPS6489334A (en) | 1987-09-29 | 1987-09-29 | Semiconductor integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6489334A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111894144A (en) * | 2020-07-30 | 2020-11-06 | 福州鼓楼纹英建筑工程有限责任公司 | Connecting structure for eccentric injection-increasing steel bars between prefabricated reinforced concrete components |
-
1987
- 1987-09-29 JP JP62247169A patent/JPS6489334A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111894144A (en) * | 2020-07-30 | 2020-11-06 | 福州鼓楼纹英建筑工程有限责任公司 | Connecting structure for eccentric injection-increasing steel bars between prefabricated reinforced concrete components |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5563840A (en) | Semiconductor integrated device | |
EP0318954A3 (en) | Semiconductor device having a composite insulating interlayer | |
JPS56162864A (en) | Semiconductor device | |
JPS6489334A (en) | Semiconductor integrated circuit device | |
JPS6482653A (en) | Semiconductor integrated circuit | |
EP0347792A3 (en) | Multi-layer wirings on a semiconductor device and fabrication method | |
JPS57103330A (en) | Semiconductor device | |
JPS6417446A (en) | Semiconductor device and manufacture thereof | |
JPS6425551A (en) | Semiconductor device | |
JPS54160186A (en) | Semiconductor integrated circuit device | |
JPS57164571A (en) | Semiconductro integrated circuit device | |
JPS54110784A (en) | Semiconductor device | |
JPS6482656A (en) | Sealing structure for hybrid integrated circuit | |
JPS5615052A (en) | Semiconductor device with multilayer wiring | |
JPS6351466U (en) | ||
JPS55166938A (en) | Semiconductor device | |
JPS6435933A (en) | Manufacture of multilayer interconnection semiconductor device | |
JPS647550A (en) | Semiconductor device | |
JPS57160156A (en) | Semiconductor device | |
JPS5687346A (en) | Manufacture of semiconductor device | |
JPS54160185A (en) | Semiconductor integrated circuit device | |
JPS5759339A (en) | Semiconductor device | |
JPS57190333A (en) | Semiconductor device | |
JPS57211782A (en) | Semiconductor device | |
JPS5216190A (en) | Semiconductor device |