JPS5333062A - Packaging method of semiconductor integrated circuit - Google Patents
Packaging method of semiconductor integrated circuitInfo
- Publication number
- JPS5333062A JPS5333062A JP10743876A JP10743876A JPS5333062A JP S5333062 A JPS5333062 A JP S5333062A JP 10743876 A JP10743876 A JP 10743876A JP 10743876 A JP10743876 A JP 10743876A JP S5333062 A JPS5333062 A JP S5333062A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- semiconductor integrated
- packaging method
- lead wires
- resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/79—Apparatus for Tape Automated Bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE: To easily connect an IC and lead wires by coating a positive type photoresist containing a conductive substance on the entire surface of the IC, aligning the lead wires provided to a flexible insulation tape to the bonding pads on the IC, removing the unnecessary portions of the resist thereafter hardening the resist.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10743876A JPS5333062A (en) | 1976-09-08 | 1976-09-08 | Packaging method of semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10743876A JPS5333062A (en) | 1976-09-08 | 1976-09-08 | Packaging method of semiconductor integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5333062A true JPS5333062A (en) | 1978-03-28 |
Family
ID=14459141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10743876A Pending JPS5333062A (en) | 1976-09-08 | 1976-09-08 | Packaging method of semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5333062A (en) |
-
1976
- 1976-09-08 JP JP10743876A patent/JPS5333062A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52124865A (en) | Semiconductor device | |
JPS5211767A (en) | Semiconductor device | |
JPS5230184A (en) | Semiconductor device | |
JPS5272572A (en) | Semiconductor device | |
JPS534472A (en) | Semiconductor package | |
JPS5333062A (en) | Packaging method of semiconductor integrated circuit | |
JPS54104286A (en) | Integrated circuit device | |
JPS5333574A (en) | Semiconductor integrated circuit package | |
JPS5333061A (en) | Packaging method of semiconductor integrated circuits | |
JPS5277587A (en) | Wiring of integrated circuit outside chip | |
JPS5236985A (en) | Method of connecting semiconductor devices etc. | |
JPS522282A (en) | Semiconductor device | |
JPS556852A (en) | Semiconductor device | |
JPS53141574A (en) | Manufacture of semiconductor device | |
JPS5268388A (en) | Semiconductor integrated circuit | |
JPS5368163A (en) | Production of flip chip | |
JPS5287363A (en) | Semiconductor packdage | |
JPS52101971A (en) | Semiconductor device | |
JPS5379462A (en) | Manufacture of semiconductor integrated circuit | |
JPS5211864A (en) | Semiconductor device | |
JPS5315759A (en) | Electronic parts | |
JPS5211862A (en) | Semiconductor device | |
JPS5325359A (en) | Packaging method of ic chips | |
JPS5320875A (en) | Semiconductor integrated circuit device | |
JPS5313874A (en) | Production of semiconductor device |