JPS5748252A - Semiconductor device and manufacture thereof - Google Patents
Semiconductor device and manufacture thereofInfo
- Publication number
- JPS5748252A JPS5748252A JP55124327A JP12432780A JPS5748252A JP S5748252 A JPS5748252 A JP S5748252A JP 55124327 A JP55124327 A JP 55124327A JP 12432780 A JP12432780 A JP 12432780A JP S5748252 A JPS5748252 A JP S5748252A
- Authority
- JP
- Japan
- Prior art keywords
- electrode pad
- silicone resin
- metal thin
- semiconductor substrate
- thin wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
- H01L23/296—Organo-silicon compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
PURPOSE:To obtain the semiconductor device of a stabilized surface having no defective connection by a method wherein all the sections, excluding the surface of an electrode pad, on the surface of a semiconductor substrate providing the electrode pad is covered by a silicone resin layer and a metal thin wire is connected to the electrode pad. CONSTITUTION:Ultraviolet ray exposing type silicone resin 11 is applied on the semiconductor substrate 1 having the electrode pad 4 and a circuit element. Then, a mask pattern is provided and the silicone resin 11 is hardened by irradiating ultraviolet rays for 10-20sec using a high voltage mercury lamp of approximately 1.5kw. Subsequently, the unhardened silicone resin on the electrode pad 4 is removed using an organic solvent such as xylene and the like. Lastly, the electrode pad 4 and a lead frame 7 are connected using a metal thin wire 8 and are molded and sealed using a molding material 9. Through these procedures, no distorsion due to difference in thermal expansion coefficient is generated between the electrode pad 4 and the point of connection, because no resin is coated on the electrode pad 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55124327A JPS5748252A (en) | 1980-09-08 | 1980-09-08 | Semiconductor device and manufacture thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55124327A JPS5748252A (en) | 1980-09-08 | 1980-09-08 | Semiconductor device and manufacture thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5748252A true JPS5748252A (en) | 1982-03-19 |
JPS6127911B2 JPS6127911B2 (en) | 1986-06-27 |
Family
ID=14882588
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55124327A Granted JPS5748252A (en) | 1980-09-08 | 1980-09-08 | Semiconductor device and manufacture thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5748252A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63226046A (en) * | 1986-12-19 | 1988-09-20 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Manufacture of semiconductor device with reduced packaging stress |
US5043793A (en) * | 1989-08-07 | 1991-08-27 | U.S. Philips Corporation | Semiconductor device with stress relief coating at the periphery of the device |
-
1980
- 1980-09-08 JP JP55124327A patent/JPS5748252A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63226046A (en) * | 1986-12-19 | 1988-09-20 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Manufacture of semiconductor device with reduced packaging stress |
US5043793A (en) * | 1989-08-07 | 1991-08-27 | U.S. Philips Corporation | Semiconductor device with stress relief coating at the periphery of the device |
Also Published As
Publication number | Publication date |
---|---|
JPS6127911B2 (en) | 1986-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE22632T1 (en) | METHOD OF MANUFACTURING ELECTRICALLY CONDUCTING AREAS IN INTEGRATED MONOLYTHIC SEMICONDUCTOR DEVICES AND THEREFORE MANUFACTURED HIGH PACKING DENSITY SEMICONDUCTOR DEVICE. | |
JPS5748252A (en) | Semiconductor device and manufacture thereof | |
JPS5670655A (en) | Manufacture of electronic circuit mounting device | |
JPS55138241A (en) | Sealing structure for semiconductor device | |
JPS57183030A (en) | Manufacture of semiconductor device | |
US4557986A (en) | High resolution lithographic process | |
JPS5339060A (en) | Lot number marking method to wafers | |
JPS57167659A (en) | Manufacture of semiconductor device | |
JPS5721820A (en) | Forming method for pattern and exposure device | |
JPH03256393A (en) | Manufacture of printed wiring board | |
JPS57128030A (en) | Exposing method for electron beam | |
JPS57102025A (en) | Manufacture of semiconductor device | |
JPS5779670A (en) | Manufacture of semiconductor device | |
JPS6232617A (en) | Semiconductor device and its manufacture | |
JPS56167328A (en) | Manufacture of semiconductor device | |
JPS5689741A (en) | Dryplate for photomasking | |
JPS59114820A (en) | Formation of pattern | |
JPH01300531A (en) | Sealing method for semiconductor element | |
JPS5267977A (en) | Micro pattern fixation method for semiconductor unit | |
JPS54158868A (en) | Manufacture of semiconductor device | |
JPH04369231A (en) | Fabrication of semiconductor device | |
JPH0313583B2 (en) | ||
JPS5627948A (en) | Hybrid integrated circuit | |
JPS56133873A (en) | Manufacture of semiconductor device | |
KR940004746A (en) | Positive resist pattern formation method |