[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS56117400A - Buffer memory control system - Google Patents

Buffer memory control system

Info

Publication number
JPS56117400A
JPS56117400A JP2086380A JP2086380A JPS56117400A JP S56117400 A JPS56117400 A JP S56117400A JP 2086380 A JP2086380 A JP 2086380A JP 2086380 A JP2086380 A JP 2086380A JP S56117400 A JPS56117400 A JP S56117400A
Authority
JP
Japan
Prior art keywords
data
error
bit
tag data
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2086380A
Other languages
Japanese (ja)
Other versions
JPS6223901B2 (en
Inventor
Matao Ito
Haruhiko Tsunoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2086380A priority Critical patent/JPS56117400A/en
Publication of JPS56117400A publication Critical patent/JPS56117400A/en
Publication of JPS6223901B2 publication Critical patent/JPS6223901B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

PURPOSE:To make the correction of data and tag data without making the constitution complicated and without increasing the buffer access time, by controlling the status of ineffective bit of data at the detection of parity error of data or tag data at buffer access. CONSTITUTION:If the data read out from the data 5 has error, the error register 14 is set with the parity check circuit 10 and the error is set to the instruction unit. Further, the set number indicating the error detecting position is set to the error address register 27 to inhibit the access from the instruction unit, and if the alteration bit in the tag data corresponding to the data of error detection is OFF, the content of the effective address register 1 is corrected with the register 27 to make ON the ineffective bit of the tag data. In case of ON, the data is corrected, the ineffective bit is made ON, and correction is made with shorter access time with a simple constitution through the control based on the parity check only the same as the tag data.
JP2086380A 1980-02-20 1980-02-20 Buffer memory control system Granted JPS56117400A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2086380A JPS56117400A (en) 1980-02-20 1980-02-20 Buffer memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2086380A JPS56117400A (en) 1980-02-20 1980-02-20 Buffer memory control system

Publications (2)

Publication Number Publication Date
JPS56117400A true JPS56117400A (en) 1981-09-14
JPS6223901B2 JPS6223901B2 (en) 1987-05-26

Family

ID=12038967

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2086380A Granted JPS56117400A (en) 1980-02-20 1980-02-20 Buffer memory control system

Country Status (1)

Country Link
JP (1) JPS56117400A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6473433A (en) * 1987-09-16 1989-03-17 Fujitsu Ltd Cache memory control system
JPH0223442A (en) * 1988-07-13 1990-01-25 Nec Corp Memory control device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6473433A (en) * 1987-09-16 1989-03-17 Fujitsu Ltd Cache memory control system
JPH0223442A (en) * 1988-07-13 1990-01-25 Nec Corp Memory control device

Also Published As

Publication number Publication date
JPS6223901B2 (en) 1987-05-26

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS5779557A (en) Data processor
JPS56117400A (en) Buffer memory control system
JPS56149645A (en) Instruction word deciphering device of information processor
JPS5744294A (en) Alternating memory control system
JPS57105814A (en) Error correction processing system for magnetic disc device
JPS5731049A (en) Information processing equipment
JPS5760441A (en) Information processing equipment
JPS57169857A (en) Control storage device
JPS576951A (en) Error logging system
JPS5622291A (en) Bit error correction method for memory
JPS5736500A (en) Memory check system
JPS57164341A (en) Program controller
JPS5781650A (en) Data processor
JPS5617442A (en) Parity error processing system
JPS6472365A (en) Data block writing system
JPS5595152A (en) Microinstruction execution control system
JPS5638636A (en) Data processing unit
JPS57100536A (en) Data buffer device
JPS54129934A (en) Data access control system
JPS57130153A (en) Program control device
JPS56111950A (en) Microprogram controller
JPS5710850A (en) History control system
JPS5720880A (en) Pattern reducing system
JPS5622281A (en) Buffer memory control system