[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS5528587A - Control circuit of memory device - Google Patents

Control circuit of memory device

Info

Publication number
JPS5528587A
JPS5528587A JP10262978A JP10262978A JPS5528587A JP S5528587 A JPS5528587 A JP S5528587A JP 10262978 A JP10262978 A JP 10262978A JP 10262978 A JP10262978 A JP 10262978A JP S5528587 A JPS5528587 A JP S5528587A
Authority
JP
Japan
Prior art keywords
memory device
power source
memory
initial setting
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10262978A
Other languages
Japanese (ja)
Inventor
Seiichiro Kinoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10262978A priority Critical patent/JPS5528587A/en
Publication of JPS5528587A publication Critical patent/JPS5528587A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE: To secure the memory contents of the memory device at after immediately the end of the power source make by supplying the power source definition signal of the power source make time into the memory device in the form of such data as to avoid the error.
CONSTITUTION: The information given from processor 1 is stored in writing register 104, writing indication register 103 and writing address register 102 each. These information are then written by sending the memory device starting signal generated from initial setting control circuit 101 to both memory part control circuit 106 and memory circuit 107 within memory device 2. The test bit sent from test bit generation circuit 105 is also supplied to device 2. While at the power source make time, power source definition signal 1010 is received at circuit 101 to be given to registers 104, 103 and 102 respectively for initial setting.In such way, the initial setting is possible for the memory contents, thus omitting the initial setting of the memory device.
COPYRIGHT: (C)1980,JPO&Japio
JP10262978A 1978-08-22 1978-08-22 Control circuit of memory device Pending JPS5528587A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10262978A JPS5528587A (en) 1978-08-22 1978-08-22 Control circuit of memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10262978A JPS5528587A (en) 1978-08-22 1978-08-22 Control circuit of memory device

Publications (1)

Publication Number Publication Date
JPS5528587A true JPS5528587A (en) 1980-02-29

Family

ID=14332521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10262978A Pending JPS5528587A (en) 1978-08-22 1978-08-22 Control circuit of memory device

Country Status (1)

Country Link
JP (1) JPS5528587A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4443871A (en) * 1982-01-11 1984-04-17 Rca Corporation Stylus lowering, lifting and cleaning apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4443871A (en) * 1982-01-11 1984-04-17 Rca Corporation Stylus lowering, lifting and cleaning apparatus

Similar Documents

Publication Publication Date Title
JPS5582359A (en) Microprogram test unit
JPS5580164A (en) Main memory constitution control system
JPS55105897A (en) Memory device
JPS5530727A (en) Information processor
JPS5528587A (en) Control circuit of memory device
JPS54109728A (en) Memory device
JPS52103925A (en) Random access memory unit
JPS5333546A (en) Communication control unit
JPS5578365A (en) Memory control unit
JPS55105884A (en) Address conversion device
JPS5587397A (en) Memory device
JPS5413228A (en) Interface circuit of auxiliary memory unit
JPS54151331A (en) Data processor
JPS51142939A (en) Data processor
JPS522237A (en) Data processing apparatus
JPS5543660A (en) Microcomputer debug device
JPS5614358A (en) Operation log storing system
JPS54121628A (en) Memory unit control system
JPS5564693A (en) Buffer memory unit
JPS51131237A (en) Electronic register
JPS55164924A (en) Character processing unit
JPS52101935A (en) Data transmission method
JPS567286A (en) Information writing system of magnetic bubble memory unit
JPS5484436A (en) Refresh device for nonvolatile memory
JPS52132745A (en) Magnetic bubble memory unit