JPS4912734A - - Google Patents
Info
- Publication number
- JPS4912734A JPS4912734A JP48026504A JP2650473A JPS4912734A JP S4912734 A JPS4912734 A JP S4912734A JP 48026504 A JP48026504 A JP 48026504A JP 2650473 A JP2650473 A JP 2650473A JP S4912734 A JPS4912734 A JP S4912734A
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
- G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
- G06F2207/5352—Non-restoring division not covered by G06F7/5375
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Discrete Mathematics (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7207787A FR2175261A5 (ja) | 1972-03-06 | 1972-03-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS4912734A true JPS4912734A (ja) | 1974-02-04 |
JPS5710458B2 JPS5710458B2 (ja) | 1982-02-26 |
Family
ID=9094733
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2650473A Expired JPS5710458B2 (ja) | 1972-03-06 | 1973-03-06 |
Country Status (7)
Country | Link |
---|---|
US (1) | US3861585A (ja) |
JP (1) | JPS5710458B2 (ja) |
DE (1) | DE2310553C2 (ja) |
FR (1) | FR2175261A5 (ja) |
GB (1) | GB1419315A (ja) |
IT (1) | IT981095B (ja) |
NL (1) | NL182104C (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50131433U (ja) * | 1974-04-18 | 1975-10-29 | ||
JPS50153134A (ja) * | 1974-05-31 | 1975-12-09 | ||
JPS5279741A (en) * | 1975-12-22 | 1977-07-05 | Honeywell Inf Systems | High speed binary multiplier with double number multiplied number generating circuit |
JPS5289435A (en) * | 1976-01-22 | 1977-07-27 | Mitsubishi Electric Corp | Multiplying device |
JPS52155803U (ja) * | 1976-05-20 | 1977-11-26 | ||
JPS58144259A (ja) * | 1982-02-19 | 1983-08-27 | Sony Corp | デイジタル信号処理装置 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2253415A5 (ja) * | 1973-12-04 | 1975-06-27 | Cii | |
US3997771A (en) * | 1975-05-05 | 1976-12-14 | Honeywell Inc. | Apparatus and method for performing an arithmetic operation and multibit shift |
JPS6053907B2 (ja) * | 1978-01-27 | 1985-11-27 | 日本電気株式会社 | 二項ベクトル乗算回路 |
DE3924344A1 (de) * | 1989-07-22 | 1991-02-14 | Vielhaber Michael Johannes Dip | Digitalrechner-betriebsverfahren zur modularen reduktion eines produktes zweier grosser zahlen und entsprechender arithmetikprozessor |
US5138570A (en) * | 1990-09-20 | 1992-08-11 | At&T Bell Laboratories | Multiplier signed and unsigned overflow flags |
US6519695B1 (en) * | 1999-02-08 | 2003-02-11 | Alcatel Canada Inc. | Explicit rate computational engine |
CN108363559B (zh) * | 2018-02-13 | 2022-09-27 | 北京旷视科技有限公司 | 神经网络的乘法处理方法、设备和计算机可读介质 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4871853A (ja) * | 1971-12-27 | 1973-09-28 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3069085A (en) * | 1958-04-15 | 1962-12-18 | Ibm | Binary digital multiplier |
US3584781A (en) * | 1968-07-01 | 1971-06-15 | Bell Telephone Labor Inc | Fft method and apparatus for real valued inputs |
US3641331A (en) * | 1969-11-12 | 1972-02-08 | Honeywell Inc | Apparatus for performing arithmetic operations on numbers using a multiple generating and storage technique |
US3684879A (en) * | 1970-09-09 | 1972-08-15 | Sperry Rand Corp | Division utilizing multiples of the divisor stored in an addressable memory |
-
1972
- 1972-03-06 FR FR7207787A patent/FR2175261A5/fr not_active Expired
-
1973
- 1973-02-28 GB GB982373A patent/GB1419315A/en not_active Expired
- 1973-03-02 DE DE2310553A patent/DE2310553C2/de not_active Expired
- 1973-03-02 US US337369A patent/US3861585A/en not_active Expired - Lifetime
- 1973-03-05 IT IT21156/73A patent/IT981095B/it active
- 1973-03-06 NL NLAANVRAGE7303159,A patent/NL182104C/xx not_active IP Right Cessation
- 1973-03-06 JP JP2650473A patent/JPS5710458B2/ja not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4871853A (ja) * | 1971-12-27 | 1973-09-28 |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50131433U (ja) * | 1974-04-18 | 1975-10-29 | ||
JPS50153134A (ja) * | 1974-05-31 | 1975-12-09 | ||
JPS5411859B2 (ja) * | 1974-05-31 | 1979-05-18 | ||
JPS5279741A (en) * | 1975-12-22 | 1977-07-05 | Honeywell Inf Systems | High speed binary multiplier with double number multiplied number generating circuit |
JPS592054B2 (ja) * | 1975-12-22 | 1984-01-17 | ハネイウエル・インフオメ−シヨン・システムス・インコ−ポレ−テツド | 高速2進乗算の方法及び装置 |
JPS5289435A (en) * | 1976-01-22 | 1977-07-27 | Mitsubishi Electric Corp | Multiplying device |
JPS52155803U (ja) * | 1976-05-20 | 1977-11-26 | ||
JPS58144259A (ja) * | 1982-02-19 | 1983-08-27 | Sony Corp | デイジタル信号処理装置 |
Also Published As
Publication number | Publication date |
---|---|
NL182104C (nl) | 1988-01-04 |
US3861585A (en) | 1975-01-21 |
NL182104B (nl) | 1987-08-03 |
IT981095B (it) | 1974-10-10 |
NL7303159A (ja) | 1973-09-10 |
GB1419315A (en) | 1975-12-31 |
DE2310553C2 (de) | 1987-03-05 |
JPS5710458B2 (ja) | 1982-02-26 |
DE2310553A1 (de) | 1973-09-13 |
FR2175261A5 (ja) | 1973-10-19 |