[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPH02136948A - Input/output control system - Google Patents

Input/output control system

Info

Publication number
JPH02136948A
JPH02136948A JP29079988A JP29079988A JPH02136948A JP H02136948 A JPH02136948 A JP H02136948A JP 29079988 A JP29079988 A JP 29079988A JP 29079988 A JP29079988 A JP 29079988A JP H02136948 A JPH02136948 A JP H02136948A
Authority
JP
Japan
Prior art keywords
input
output
job
priority
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29079988A
Other languages
Japanese (ja)
Inventor
Etsuo Takahashi
高橋 悦男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP29079988A priority Critical patent/JPH02136948A/en
Publication of JPH02136948A publication Critical patent/JPH02136948A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To shorten the turn-around time TAT of a job having the high priority by performing a process to discontinue an input/output instruction under execution even when no fault occurs. CONSTITUTION:An input/output instruction 3 given to a disk is sent to an input/ output control part IOC 1 together with the job priority 2 of the job that produced the instruction 3. The IOC 1 checks whether the disk shown by a disk number part 31 in the instruction 3 is busy or not, i.e., whether the instruction 3 is executed or not by reference to a busy register group 5 corresponding to a disk group 15. In the case the execution is impossible for the input/output instruction of a job having the high priority due to the busy state of a peripheral device caused by the input/output of another job having the lower priority, the input/output of the job of the lower priority is discontinued and the input/ output instruction of the job of the higher periority is carried out. As a result, the TAT is shortened for the job of the higher priority.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は入出力制御方式に関し、特にコンピュータ処理
における入出力制御方式に関する。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to an input/output control method, and particularly to an input/output control method in computer processing.

(従来の技術) 従来、コンピュータの入出力制御方式においては、−W
発生時を除けば実行中の入出力命令を途中で中止する処
理は為されていない。
(Prior Art) Conventionally, in computer input/output control systems, -W
Except when an error occurs, no processing is performed to cancel an input/output command in progress.

(発明が解決しようとする課題) 上述した従来の入出力制御方式は、実行中の入出力命令
の中止処理を行うことがないために、処理優先度の高い
ジョブの入出力動作がより低い優先度をもつジョブの入
出力動作が終了するまで待たされてしまうという欠点が
ある。すなわち、入出力動作の多いジョブはたとえ処理
優先度を上げたとしてもマルチジョブ環境下では入出力
動作がネックとなり、ターン・アラウンド・タイム(T
AT)を短縮できないという問題がある。
(Problem to be Solved by the Invention) In the conventional input/output control method described above, since there is no need to cancel an input/output command that is being executed, the input/output operation of a job with a high processing priority is assigned to a job with a lower priority. The disadvantage is that the user is forced to wait until the input/output operation of the job with the specified time is completed. In other words, even if the processing priority of a job that requires a lot of input/output operations is increased, input/output operations will become a bottleneck in a multi-job environment, and the turnaround time (T
There is a problem that AT) cannot be shortened.

<−;aMを解決するための手段) 本発明による入出力制御方式は、周辺装置の入出力動作
を途中で中止させる手段と、入出力命令を発行したジョ
ブの処理優先度を記憶するレジスタとを備え、現在入出
力が行われている周辺装置に新たな入出力要求か出され
た場合、前記記憶レジスタに記憶されている優先度と前
記新たな入出力要求を出したジョブの優先度とを比較し
、前記新たな入出力要求を出したジョブの優先度が高い
ならば、現在実行中の入出力を即刻中止して前記新たな
入出力命令を実行し、前記優先度の高い入出力命令が終
了してから前記中止された入出力命令を再実行する。
<-;Means for Solving aM) The input/output control method according to the present invention includes means for stopping the input/output operation of a peripheral device midway, and a register that stores the processing priority of the job that has issued the input/output command. and when a new input/output request is issued to a peripheral device that is currently performing input/output, the priority stored in the storage register and the priority of the job that issued the new input/output request are If the priority of the job that issued the new I/O request is high, the currently executing I/O is immediately stopped, the new I/O command is executed, and the I/O with the high priority is After the instruction is completed, the aborted input/output instruction is re-executed.

(実施例) 次に、本発明について図面を参照して説明する。(Example) Next, the present invention will be explained with reference to the drawings.

第1図は本発明による入出力制御方式の一実施例を示す
構成ブロック図、第2図はその処理フローである。
FIG. 1 is a configuration block diagram showing an embodiment of the input/output control method according to the present invention, and FIG. 2 is a processing flow thereof.

ディスクに対する入出力命令3は該入出力命令を発行し
たジョブのジョブ優先度2とともに入出力制御部1(I
OC)に到着する。l0CIでは、入出力命令3の中の
ディスク番号部31で示されるディスクがとジー、すな
わち該ディスクへの入出力命令が実行中であるか否かを
ディスク群15に対応するとジー・レジスタ群5を参照
して調べる。
The input/output command 3 for the disk is sent to the input/output control unit 1 (I
Arrive at OC). In l0CI, if the disk indicated by the disk number field 31 in the input/output instruction 3 is set to ``G'', that is, whether or not the input/output instruction to the disk is being executed is determined by the ``G'' register group 5. Please refer to to find out.

ビジー・レジスタ群5の個々のレジスタは、該個々のレ
ジスタに対応するディスクがとジーであれば“1”、そ
うでなければ“0“がセットされている。また、優先度
格納レジスタ群4の個々の優先度格納レジスタには該個
々のレジスタに対応するディスクに入出力命令(I10
命令)を発行したジョブの優先度が格納されている。
Each register in the busy register group 5 is set to "1" if the disk corresponding to the register is busy; otherwise, "0" is set. In addition, each priority storage register of the priority storage register group 4 contains a disk input/output instruction (I10) corresponding to the respective register.
Stores the priority of the job that issued the command.

上記調査の結果、I10命令の対象となったディスクが
とジーであれば、該ディスクへI10命令を既に発行し
ているジョブの優先度、すなわち前記とジー・ディスク
に対応する優先度格納レジスタに対応する優先度格納レ
ジスタ値と、上記ジョブ優先度2とを比較する。そして
、優先度2が優先度レジスタの値よりも大きければ、l
0CIは実行中の入出力命令の入出力動作指示部か格納
されている入出力動作レジスタ7の内容を退避レジスタ
8へ転送し、次に到着したばかりのI10命令の入出力
動作指示部32を入出力動作レジスタ7へ格納し、そし
てディスク制御部(DKC)9へ中止指示信号14を送
り、ディスク番号レジスタ6で示されるディスクの入出
力動作を中止させる。
As a result of the above investigation, if the disk targeted by the I10 instruction is G, the priority of the job that has already issued the I10 instruction to the disk, that is, the priority storage register corresponding to the G disk is The corresponding priority storage register value and the job priority 2 are compared. Then, if priority 2 is greater than the value of the priority register, l
0CI transfers the input/output operation instruction part 32 of the input/output instruction that is currently being executed or the contents of the input/output operation register 7 stored therein to the save register 8, and then transfers the input/output operation instruction part 32 of the I10 instruction that has just arrived. The data is stored in the input/output operation register 7, and a stop instruction signal 14 is sent to the disk controller (DKC) 9 to stop the input/output operation of the disk indicated by the disk number register 6.

該ディスクの入出力動作が中止されると中止受付信号1
0がDKC9からl0CIへ送られ、該中止受付信号を
待って、前記入出力動作レジスタ7の内容が入出力動作
信号13としてDKC9へ伝えられる。該入出力動作信
号13とディスク番号信号12の指示によるディスクへ
の入出力動作が終了したならば、入出力終了信号11が
前記l0CIへ送られる。該入出力終了信号が届いたな
らばl0CIは退避レジスタ8の中身を入出力動作レジ
スタ7へ戻し、動作が中止されたI10命令を再実行さ
せる。
When the input/output operation of the disk is canceled, the cancellation acceptance signal 1 is generated.
0 is sent from the DKC 9 to the l0CI, and after waiting for the cancellation acceptance signal, the contents of the input/output operation register 7 are transmitted to the DKC 9 as the input/output operation signal 13. When the input/output operation to the disk according to the instructions of the input/output operation signal 13 and the disk number signal 12 is completed, the input/output completion signal 11 is sent to the 10CI. When the input/output end signal is received, the l0CI returns the contents of the save register 8 to the input/output operation register 7, and re-executes the I10 instruction whose operation was stopped.

尚、新たに到着したI10命令を発行したジョブの優先
度が既に実行されるI10命令を発行したジョブのそれ
よりも値が大きくなければ、該新たなI10命令は実行
中のI10命令の終了を示す入出力終了信号11がl0
CIに到着するまでIOC中で待たされることになる。
Note that if the priority of the job that issued the newly arrived I10 instruction is not greater than that of the job that issued the already executed I10 instruction, the new I10 instruction will terminate the currently executing I10 instruction. The input/output end signal 11 shown is l0
They will have to wait in the IOC until they arrive at the CI.

以上の処理の流れを第2図を参照して概略説明すると、
ディスクnに対するI10命令(Ia)が到着すると、
ディスクnがとジーであれば、到着したばかりのI10
命令を発行したジョブの優先度Paと実行中のI10命
令を発行したジョブの優先度Peとを比較し、PaがP
eよりも大きければ、現在実行中のI10命令(Ie)
を退避させ、実行中のIloを中止させた後、Iaを実
行する。そして、退避しであるIeを取り出した後、I
eを再実行し、次の110命令を待つ。ディスクnがビ
ジーでなければIaを実行した後、次のI10命令を待
つ。
The flow of the above processing will be briefly explained with reference to Fig. 2.
When the I10 instruction (Ia) for disk n arrives,
If disk n is toji, it is I10 that has just arrived.
Compare the priority Pa of the job that issued the command with the priority Pe of the job that issued the I10 command being executed, and if Pa is P
If larger than e, the currently executing I10 instruction (Ie)
After saving Ilo and canceling Ilo, Ia is executed. Then, after taking out the saved Ie, I
Re-execute e and wait for the next 110 instruction. If disk n is not busy, wait for the next I10 instruction after executing Ia.

(発明の効果) 以上説明したように本発明は、優先度の高いジョブの入
出力命令が前記ジョブよりも低い優先度のジョブの入出
力による周辺装置とジーのため実行できないとき、前記
低優先度のジョブの入出力を中止して、前記先優先度の
ジョブの入出力命令を実行させることにより、優先度の
高いジョブのターン・アラウンド・タイム(TAT)を
従来の制御方式よりも短縮できるという効果ある。
(Effects of the Invention) As explained above, the present invention provides an advantageous method when an input/output command of a high-priority job cannot be executed due to the input/output of a job with a lower priority than the low-priority job. By stopping the input/output of the higher-priority job and executing the input/output command of the higher-priority job, the turnaround time (TAT) of the higher-priority job can be reduced compared to conventional control methods. There is an effect.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による入出力制御方式の構成ブロック図
、第2図は第1図に示す実施例において、同一ディスク
に対するI10命令の取り扱いに関するところの処理フ
ローを示す図である。 1・・・入出力制御部、2・・・ジョブ優先度、3・・
・入出力命令、31・・・ディスク番号部、32・・・
入出力動作指示部、4・・・優先度格納レジスタ群、5
・・・ビジー・レジスタ群、6・・・ディスク番号レジ
スタ、7・・・入出力動作レジスタ、8・・・退避レジ
スタ、9・・・ディスク制御部(DKC)、10・・・
中止受付信号、11・・・入出力終了信号、12・・・
ディスク番号信号、13・・・入出力動作信号、14・
・・中止指示信号、15・・・ディスク群。
FIG. 1 is a block diagram of the configuration of an input/output control system according to the present invention, and FIG. 2 is a diagram showing a processing flow regarding handling of I10 instructions for the same disk in the embodiment shown in FIG. 1... Input/output control unit, 2... Job priority, 3...
・I/O command, 31...Disk number section, 32...
Input/output operation instruction unit, 4...Priority storage register group, 5
... Busy register group, 6... Disk number register, 7... Input/output operation register, 8... Save register, 9... Disk control unit (DKC), 10...
Cancellation acceptance signal, 11... Input/output end signal, 12...
Disk number signal, 13...I/O operation signal, 14.
...Abort instruction signal, 15...Disk group.

Claims (1)

【特許請求の範囲】[Claims] 周辺装置の入出力動作を途中で中止させる手段と、入出
力命令を発行したジョブの処理優先度を記憶するレジス
タとを備え、現在入出力が行われている周辺装置に新た
な入出力要求が出された場合、前記記憶レジスタに記憶
されている優先度と前記新たな入出力要求を出したジョ
ブの優先度とを比較し、前記新たな入出力要求を出した
ジョブの優先度が高いならば、現在実行中の入出力を即
刻中止して前記新たな入出力命令を実行し、前記優先度
の高い入出力命令が終了してから前記中止された入出力
命令を再実行することを特徴とする入出力制御方式。
It is equipped with a means for stopping the input/output operation of a peripheral device midway, and a register for storing the processing priority of the job that issued the input/output command, and is equipped with a means for stopping the input/output operation of a peripheral device midway through, and a register that stores the processing priority of the job that issued the input/output command. If the priority stored in the storage register is compared with the priority of the job that issued the new input/output request, and if the priority of the job that issued the new input/output request is higher, For example, the currently executing input/output is immediately stopped, the new input/output instruction is executed, and the interrupted input/output instruction is re-executed after the high priority input/output instruction is completed. An input/output control method.
JP29079988A 1988-11-17 1988-11-17 Input/output control system Pending JPH02136948A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29079988A JPH02136948A (en) 1988-11-17 1988-11-17 Input/output control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29079988A JPH02136948A (en) 1988-11-17 1988-11-17 Input/output control system

Publications (1)

Publication Number Publication Date
JPH02136948A true JPH02136948A (en) 1990-05-25

Family

ID=17760646

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29079988A Pending JPH02136948A (en) 1988-11-17 1988-11-17 Input/output control system

Country Status (1)

Country Link
JP (1) JPH02136948A (en)

Similar Documents

Publication Publication Date Title
JP2867717B2 (en) Microcomputer
EP1503292B1 (en) DMA controller with bus occupation time limitation and sets of DMA parameters for a plurality of logical processors
JPS6329873A (en) Interruption control system
JPH02136948A (en) Input/output control system
JP2636722B2 (en) Multitask execution management method
JP3107433B2 (en) Task state management method for computer systems
JPS63118949A (en) Information processor
JPH05241986A (en) Input/output instruction retrying system
JPH03164966A (en) Information processing system
JPS6252900B2 (en)
JP2504833B2 (en) Process execution management method
JPH02146660A (en) Information processor
JPH01123357A (en) Interruption control system
JP2872042B2 (en) Shared memory access method
JPS61288232A (en) Output instruction control system
JPH04139556A (en) Retry control system
JPS61229129A (en) Input-output interruption informing device for virtual computer system
JPH01193948A (en) System for controlling data transfer
JPH03182945A (en) Transfer system for data in main storage
JPH05216649A (en) Dynamic changing system for system program
JPH0431421B2 (en)
JPH031252A (en) Page fault processing system
JPH04280326A (en) Information processor
JPS62235645A (en) Operation of multiprocess computer and multiprocess computer
JPH03116335A (en) System for transferring from non-privileged cpu to privileged cpu