[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP6884062B2 - Wiring board - Google Patents

Wiring board Download PDF

Info

Publication number
JP6884062B2
JP6884062B2 JP2017143164A JP2017143164A JP6884062B2 JP 6884062 B2 JP6884062 B2 JP 6884062B2 JP 2017143164 A JP2017143164 A JP 2017143164A JP 2017143164 A JP2017143164 A JP 2017143164A JP 6884062 B2 JP6884062 B2 JP 6884062B2
Authority
JP
Japan
Prior art keywords
layer
wiring
adhesion
edge portion
insulating substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017143164A
Other languages
Japanese (ja)
Other versions
JP2019024062A (en
Inventor
雄一郎 石▲崎▼
雄一郎 石▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2017143164A priority Critical patent/JP6884062B2/en
Publication of JP2019024062A publication Critical patent/JP2019024062A/en
Application granted granted Critical
Publication of JP6884062B2 publication Critical patent/JP6884062B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Description

本発明は、配線基板に関する。 The present invention relates to a wiring board.

従来、特許文献1,2にも記載されるように密着層上にCu層、Niめっき、Auめっきを順次積層した多層構造を有する接続パッドが形成された配線基板が利用されている。
セラミック等からなる絶縁基板上に、Ti等からなる密着層、Cu等からなる配線層、Ni等からなるバリア層、Au等からなる接合層を順次積層して配線基板が構成され、Au等からなる接合層の上面に半田付け可能にされる。
ここで、密着層は、絶縁基板と配線層との密着性を向上する。配線層は電気導通路を形成する。バリア層は、半田成分(錫)の配線層への拡散を防止する。接合層は半田濡れ性を確保する。
Conventionally, as described in Patent Documents 1 and 2, a wiring board in which a connection pad having a multilayer structure in which a Cu layer, Ni plating, and Au plating are sequentially laminated on an adhesion layer is formed has been used.
A wiring board is constructed by sequentially laminating an adhesion layer made of Ti etc., a wiring layer made of Cu etc., a barrier layer made of Ni etc., and a bonding layer made of Au etc. on an insulating substrate made of ceramic or the like. It can be soldered to the upper surface of the bonding layer.
Here, the adhesion layer improves the adhesion between the insulating substrate and the wiring layer. The wiring layer forms an electrical conduction path. The barrier layer prevents the solder component (tin) from diffusing into the wiring layer. The joint layer ensures solder wettability.

特開平4−144190号公報Japanese Unexamined Patent Publication No. 4-144190 特開平6−151618号公報Japanese Unexamined Patent Publication No. 6-151618

図5に工程の概要を示すようにアディティブ法によれば、Ti層2とCu層3からなる金属膜(2,3)上に所望の配線パターンの開口を有するレジスト6を、フォトマスク7を介した露光により形成した後、レジスト6の開口にNi/Auめっき4,5を施し、レジスト6を除去後、Ni/Auめっき4,5から露出した金属膜(2,3)を除去して高精細な配線パターンが得られる。
しかし、アディティブ法によれば、図6に示すようにCu層3の側面が露出するため、Cu層3の腐食などにより信頼性が低下する問題がある。
これに対し図7に工程の概要を示すサブトラクティブ法により、所望の配線パターンに金属膜(2,3)を形成した後、Cu層3にNi/Auめっき4,5を所定の厚みで施すと、図8に示すようにCu層3の側面にも同じ厚みのめっきが形成される。
したがって、Cu層3の側面がNi/Auめっき4,5で保護されているため、Cu層3が腐食しにくく、半田耐性も高い。
しかしながら、Cu層3の側面にも同じ厚みのめっきが形成されるため、両側でめっきの層厚の2倍の配線パターンの太りが発生し、めっきは厚みのばらつきが大きいから、高精細な配線パターンが得られ難いという問題がある。
As shown in FIG. 5 as an outline of the process, according to the additive method, a resist 6 having an opening of a desired wiring pattern on a metal film (2, 3) composed of a Ti layer 2 and a Cu layer 3 is attached to a photomask 7. After forming by exposure through the resist 6, Ni / Au plating 4 and 5 are applied to the openings of the resist 6, and after removing the resist 6, the exposed metal film (2, 3) is removed from the Ni / Au plating 4 and 5. A high-definition wiring pattern can be obtained.
However, according to the additive method, since the side surface of the Cu layer 3 is exposed as shown in FIG. 6, there is a problem that the reliability is lowered due to the corrosion of the Cu layer 3 and the like.
On the other hand, after forming a metal film (2, 3) in a desired wiring pattern by the subtractive method showing the outline of the process in FIG. 7, Ni / Au plating 4 and 5 are applied to the Cu layer 3 with a predetermined thickness. As shown in FIG. 8, plating having the same thickness is formed on the side surface of the Cu layer 3.
Therefore, since the side surface of the Cu layer 3 is protected by Ni / Au plating 4 and 5, the Cu layer 3 is less likely to corrode and has high solder resistance.
However, since plating of the same thickness is formed on the side surface of the Cu layer 3, the wiring pattern becomes thicker than the plating layer thickness on both sides, and the thickness of the plating varies widely. There is a problem that it is difficult to obtain a pattern.

本発明は以上の従来の課題に鑑みて案出されたものであり、その目的は、配線基板における配線の耐食性及び精細度を向上することにある。 The present invention has been devised in view of the above conventional problems, and an object of the present invention is to improve the corrosion resistance and fineness of wiring on a wiring board.

本発明は、絶縁基板上に密着層、配線層が順次積層されてなる配線基板において、前記密着層の縁部が、前記配線層の側面よりも外側に延出するとともに、厚み方向の前記配線層側へ突出し、前記配線層の側面に被っており、前記密着層が形成された前記絶縁基板の主面は、前記密着層の縁部よりも外側にある領域で厚み方向の前記密着層側へ突出した突出部を形成し、当該突出部が前記配線層の側面の反対側に当たる前記密着層の縁部の側面に被っており、前記突出部は、前記絶縁基板側から前記配線層側への突出方向先端に向かって、前記配線層の側面に垂直な方向の厚み寸法が漸減していることを特徴とする。
本発明の配線基板は、好ましくは、前記配線層上にバリア層、接合層が順次積層されてなり、前記絶縁基板の突出部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする。
本発明は、絶縁基板上に密着層、配線層が順次積層されてなる配線基板において、前記密着層の縁部が、前記配線層の側面よりも外側に延出するとともに、厚み方向の前記配線層側へ突出し、前記配線層の側面に被っており、前記密着層が形成された前記絶縁基板の主面は、前記密着層の縁部よりも外側にある領域で厚み方向の前記密着層側へ突出した突出部を形成し、当該突出部が前記配線層の側面の反対側に当たる前記密着層の縁部の側面に被っており、前記配線層上にバリア層、接合層が順次積層されてなり、前記絶縁基板の突出部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする。
According to the present invention, in a wiring board in which an adhesion layer and a wiring layer are sequentially laminated on an insulating substrate, the edge portion of the adhesion layer extends outward from the side surface of the wiring layer, and the wiring in the thickness direction. The main surface of the insulating substrate that protrudes to the layer side and covers the side surface of the wiring layer and on which the adhesion layer is formed is the adhesion layer side in the thickness direction in a region outside the edge portion of the adhesion layer. A protruding portion is formed, and the protruding portion covers the side surface of the edge portion of the close contact layer which is opposite to the side surface of the wiring layer, and the protruding portion is from the insulating substrate side to the wiring layer side. It is characterized in that the thickness dimension in the direction perpendicular to the side surface of the wiring layer gradually decreases toward the tip in the protruding direction.
The wiring board of the present invention is preferably formed by sequentially laminating a barrier layer and a bonding layer on the wiring layer, and the protruding portion of the insulating substrate protrudes at least to the interface position between the wiring layer and the barrier layer. It is characterized by being.
According to the present invention, in a wiring board in which an adhesion layer and a wiring layer are sequentially laminated on an insulating substrate, the edge portion of the adhesion layer extends outward from the side surface of the wiring layer, and the wiring in the thickness direction. The main surface of the insulating substrate that protrudes to the layer side and covers the side surface of the wiring layer and on which the adhesion layer is formed is the adhesion layer side in the thickness direction in a region outside the edge portion of the adhesion layer. A protruding portion is formed, and the protruding portion covers the side surface of the edge portion of the adhesion layer which is opposite to the side surface of the wiring layer, and the barrier layer and the bonding layer are sequentially laminated on the wiring layer. Therefore, the protruding portion of the insulating substrate is characterized in that it protrudes at least to the interface position between the wiring layer and the barrier layer.

本発明の配線基板は、好ましくは、前記密着層の縁部は、前記絶縁基板側から前記配線層側への突出方向先端に向かって、前記配線層の側面に垂直な方向の厚み寸法が漸減していることを特徴とする。 In the wiring board of the present invention, preferably, the thickness dimension of the edge portion of the adhesion layer gradually decreases in the direction perpendicular to the side surface of the wiring layer toward the tip in the protruding direction from the insulating substrate side to the wiring layer side. It is characterized by doing.

本発明の配線基板は、好ましくは、前記配線層上にバリア層、接合層が順次積層されてなり、前記密着層の縁部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする。 The wiring board of the present invention is preferably formed by sequentially laminating a barrier layer and a bonding layer on the wiring layer, and the edge portion of the adhesion layer projects at least to the interface position between the wiring layer and the barrier layer. It is characterized by being.

本発明の配線基板は、好ましくは、前記密着層の縁部は、少なくとも前記バリア層と前記接合層との界面位置まで突出していることを特徴とする。 The wiring board of the present invention is preferably characterized in that the edge portion of the adhesion layer protrudes at least to the interface position between the barrier layer and the bonding layer.

本発明によれば、配線基板における配線の耐食性及び精細度が向上する。 According to the present invention, the corrosion resistance and fineness of wiring on a wiring board are improved.

本発明の第1実施形態に係る配線基板を示す縦断面図である。It is a vertical sectional view which shows the wiring board which concerns on 1st Embodiment of this invention. 本発明の第1実施形態に係る配線基板を示す縦断面図である。It is a vertical sectional view which shows the wiring board which concerns on 1st Embodiment of this invention. 本発明の第2実施形態に係る配線基板を示す縦断面図である。It is a vertical sectional view which shows the wiring board which concerns on 2nd Embodiment of this invention. 本発明の第2実施形態に係る配線基板を示す縦断面図である。It is a vertical sectional view which shows the wiring board which concerns on 2nd Embodiment of this invention. アディティブ法のプロセスを示す概要図である。It is a schematic diagram which shows the process of an additive method. アディティブ法による従来の一例の配線基板を示す縦断面図である。It is a vertical cross-sectional view which shows the wiring board of a conventional example by an additive method. サブトラクティブ法のプロセスを示す概要図である。It is a schematic diagram which shows the process of the subtractive method. サブトラクティブ法による従来の一例の配線基板を示す縦断面図である。It is a vertical cross-sectional view which shows the wiring board of a conventional example by a subtractive method.

以下に本発明の一実施形態につき図面を参照して説明する。以下は本発明の一実施形態であって本発明を限定するものではない。 An embodiment of the present invention will be described below with reference to the drawings. The following is an embodiment of the present invention and does not limit the present invention.

〔第1実施形態〕
まず、本発明の第1実施形態につき図1及び図2を参照して説明する。本発明の第1実施形態に係る配線基板は、図1に示すように絶縁基板としてのセラミック基板1と、セラミック基板1上に順次積層された密着層としてのTi層2、配線層としてのCu層3とを有する。
絶縁基板(1)としては、酸化アルミニウム質焼結体、ムライト質焼結体、炭化珪素質焼結体、窒化アルミニウム質焼結体、ガラスセラミックス焼結体等から選択することができ、絶縁基板(1)が例えば酸化アルミニウム質焼結体から成る場合には、アルミナ、マグネシア、カルシア、シリカ等の原料粉末に適当な有機溶剤、溶媒を添加混合して泥漿状となすとともにこれをドクターブレード法やカレンダーロール法等を採用することによってセラミックグリーンシート(セラミック生シート)を形成し、しかる後、前記セラミックグリーンシートに適当な打ち抜き加工を施し、所定形状となすとともに高温(約1600℃)で焼成することによって製作される。
[First Embodiment]
First, the first embodiment of the present invention will be described with reference to FIGS. 1 and 2. As shown in FIG. 1, the wiring board according to the first embodiment of the present invention includes a ceramic substrate 1 as an insulating substrate, a Ti layer 2 as an adhesion layer sequentially laminated on the ceramic substrate 1, and Cu as a wiring layer. It has a layer 3.
The insulating substrate (1) can be selected from aluminum oxide sintered body, mulite sintered body, silicon carbide sintered body, aluminum nitride sintered body, glass ceramics sintered body and the like, and is an insulating substrate. When (1) is made of, for example, an aluminum oxide sintered body, an appropriate organic solvent and solvent are added and mixed with raw material powders such as alumina, magnesia, calcia, and silica to form a muddy sinter, and this is performed by the doctor blade method. A ceramic green sheet (ceramic raw sheet) is formed by adopting the or calendar roll method, etc., and then the ceramic green sheet is appropriately punched to form a predetermined shape and fired at a high temperature (about 1600 ° C). Manufactured by doing.

Ti層2の縁部21は、Cu層3の側面31よりも外側(X方向)に延出してセラミック基板1の主面10上に被着して形成されている。このTi層2の縁部21は、厚み方向のCu層3側(Z方向)へ突出し、Cu層3の側面31に被っている。
かかる構造は、イオンを衝突させてエッチングする方法によりTi層2を加工する時に、イオンでスパッタしたTi層2のTi粒子をTi層2に再付着させてZ方向に突出させつつ、Cu層3の側面31に付着させることにより構成することができる。このとき、Ti層2の縁部21は、図1に示すようにセラミック基板1側からCu層3側への突出方向先端(Z方向)に向かって、Cu層3の側面31に垂直な方向(X方向)の厚み寸法が漸減して構成される。
The edge portion 21 of the Ti layer 2 extends outward (in the X direction) from the side surface 31 of the Cu layer 3 and is formed by being adhered to the main surface 10 of the ceramic substrate 1. The edge portion 21 of the Ti layer 2 projects toward the Cu layer 3 side (Z direction) in the thickness direction and covers the side surface 31 of the Cu layer 3.
In such a structure, when the Ti layer 2 is processed by a method of colliding ions and etching, the Ti particles of the Ti layer 2 sputtered with ions are reattached to the Ti layer 2 and projected in the Z direction, while the Cu layer 3 is formed. It can be configured by adhering to the side surface 31 of the above. At this time, as shown in FIG. 1, the edge portion 21 of the Ti layer 2 is in a direction perpendicular to the side surface 31 of the Cu layer 3 toward the tip (Z direction) in the protruding direction from the ceramic substrate 1 side to the Cu layer 3 side. The thickness dimension in the (X direction) is gradually reduced.

なお、密着層(2)は、絶縁基板(1)と配線層(3)との密着性を向上する。配線層(3)は電気導通路を形成する。密着層(2)は、蒸着法やイオンプレーティング法等の薄膜形成技法により絶縁基板(1)上に被着形成されている。配線層(3)は蒸着法やイオンプレーティング法、スパッタリング法、めっき法等の薄膜形成技法により被着されている。
密着層(2)の厚みは100 オングストローム未満であると配線層(3)を絶縁基板(1)に強固に接着させることが困難となる傾向にあり、また10000 オングストロームを越えると密着層(2)を薄膜形成技法により被着させる際の内部応力によって絶縁基板(1)と密着層(2)との接着強度が低下する傾向にあることから100 乃至10000 オングストロームの範囲が良く、好適には300 乃至2000オングストロームの厚みに、最適には500 乃至1500オングストロームの厚みにしておくことが良い。
配線層(3)の厚みは0.5μm未満であると回路配線の導通抵抗が高くなって配線基板としては不向きとなる傾向にあることから0.5μm以上の厚み、より好適には1μm以上の厚みとすることが良い。
The adhesion layer (2) improves the adhesion between the insulating substrate (1) and the wiring layer (3). The wiring layer (3) forms an electrical conduction path. The adhesion layer (2) is adhered and formed on the insulating substrate (1) by a thin film forming technique such as a thin film deposition method or an ion plating method. The wiring layer (3) is adhered by a thin film forming technique such as a thin film deposition method, an ion plating method, a sputtering method, or a plating method.
If the thickness of the adhesion layer (2) is less than 100 angstroms, it tends to be difficult to firmly bond the wiring layer (3) to the insulating substrate (1), and if it exceeds 10,000 angstroms, the adhesion layer (2) Since the adhesive strength between the insulating substrate (1) and the adhesive layer (2) tends to decrease due to the internal stress when the film is adhered by the thin film forming technique, the range of 100 to 10000 angstroms is good, preferably 300 to. The thickness of 2000 angstroms should be optimally 500 to 1500 angstroms.
If the thickness of the wiring layer (3) is less than 0.5 μm, the conduction resistance of the circuit wiring tends to be high and it tends to be unsuitable as a wiring board. Therefore, the thickness of the wiring layer (3) is 0.5 μm or more, more preferably 1 μm or more. The thickness should be good.

このようなTi層2の縁部21が上に突出して上層のCu層3の側面31に被った構造に対し、図2に示すようにバリア層としてのNiめっき4と、接合層としてのAuめっき5を施す。すなわち、図7に工程の概要を示すサブトラクティブ法によるTi層2のドライエッチング工程においてTi層2の縁部21を形成した後、Cu層3の上面にNiめっき4及びAuめっき5を順次被着させる。
すると、Cu層3の側面31がTi層2の縁部21で被われているため、Cu層3の側面31にNi/Auめっき4,5が形成されることを防ぐことができる。また、Tiが難めっき性金属であるため、Ti層2の縁部21にNi/Auめっき4,5が形成されることはない。
その結果、Cu層3の側方にNi/Auめっき4,5が配置されることはなく、配線パターンの太りが発生しないから、高精細な配線パターンが形成される。
また、Cu層3の側面31がTi層2の縁部21で被われている、すなわち、Cu層3が露出していないため、配線の耐食性が良好であり、半田耐性も高く、信頼性が向上する。
As shown in FIG. 2, Ni plating 4 as a barrier layer and Au as a bonding layer are applied to the structure in which the edge portion 21 of the Ti layer 2 projects upward and covers the side surface 31 of the Cu layer 3 of the upper layer. Plating 5 is applied. That is, after forming the edge 21 of the Ti layer 2 in the dry etching process of the Ti layer 2 by the subtractive method showing the outline of the process in FIG. 7, Ni plating 4 and Au plating 5 are sequentially coated on the upper surface of the Cu layer 3. Let me wear it.
Then, since the side surface 31 of the Cu layer 3 is covered with the edge portion 21 of the Ti layer 2, it is possible to prevent the Ni / Au platings 4 and 5 from being formed on the side surface 31 of the Cu layer 3. Further, since Ti is a difficult-to-plate metal, Ni / Au platings 4 and 5 are not formed on the edge portion 21 of the Ti layer 2.
As a result, the Ni / Au platings 4 and 5 are not arranged on the side of the Cu layer 3, and the wiring pattern is not thickened, so that a high-definition wiring pattern is formed.
Further, since the side surface 31 of the Cu layer 3 is covered with the edge portion 21 of the Ti layer 2, that is, the Cu layer 3 is not exposed, the corrosion resistance of the wiring is good, the solder resistance is high, and the reliability is high. improves.

なお、バリア層(4)は、半田成分(錫)の配線層(3)への拡散を防止する。接合層(5)は半田濡れ性を確保する。
バリア層(4)は配線層(3)に接合層(5)を強固に接着させるとともに配線層(3)に電子部品を半田を介して電気的に接続させる際、半田が配線層(3)を吸収したり、半田と配線層(3)とで脆弱な金属間化合物が形成されるのを有効に防止する作用を奏する。
バリア層(4)はその厚みが0.4μm 未満であると配線層(3)と接合層(5)との接着強度が低下し、且つ配線層(3)に電子部品を半田を介して電気的に接続させる際、半田が配線層(3)を吸収したり、半田と配線層(3)とで脆弱な金属間化合物が形成されたりし、また5.0μmを越えると配線層(3)上にバリア層(4)を被着させる際の内部応力によって配線層(3)自体が絶縁基板(1)より剥離してしまう。従って、バリア層(4)はその厚みが0.4μm乃至5.0μmの範囲に特定される。
バリア層(4)は回路配線上に、本実施形態のようにニッケルめっきを施すことによって配線層(3)上に所定厚みに被着される。
またバリア層(4)の上面には接合層(5)が被着されており、該接合層(5)は回路配線へ電子部品を半田を介して接合させ電気的に接続させる際、その接合強度を強固とする作用を奏し、バリア層(4)の上面にめっき法等を採用することによって所定厚みに被着される。
接合層(5)はその厚みが0.05μm未満であると回路配線に電子部品を半田を介して電気的に接続させる際、その接合強度が弱くなり、また2.0μmを越えると接合層(5)と電子部品を接続する半田との間に脆弱な金属間化合物が多量に形成され電子部品の接続の信頼性が劣化してしまう。従って、接合層(5)はその厚みが0.05μm乃至2.0μmの範囲に特定される。
The barrier layer (4) prevents the solder component (tin) from diffusing into the wiring layer (3). The joint layer (5) ensures solder wettability.
In the barrier layer (4), when the bonding layer (5) is firmly adhered to the wiring layer (3) and the electronic components are electrically connected to the wiring layer (3) via the solder, the solder is applied to the wiring layer (3). And effectively prevent the formation of fragile intermetallic compounds between the solder and the wiring layer (3).
If the thickness of the barrier layer (4) is less than 0.4 μm, the adhesive strength between the wiring layer (3) and the bonding layer (5) decreases, and electronic components are electrically connected to the wiring layer (3) via soldering. The solder absorbs the wiring layer (3), a fragile intermetallic compound is formed between the solder and the wiring layer (3), and when the distance exceeds 5.0 μm, the wiring layer (3) The wiring layer (3) itself is peeled off from the insulating substrate (1) due to the internal stress when the barrier layer (4) is adhered onto the barrier layer (4). Therefore, the thickness of the barrier layer (4) is specified in the range of 0.4 μm to 5.0 μm.
The barrier layer (4) is adhered to the wiring layer (3) to a predetermined thickness by subjecting the circuit wiring to nickel plating as in the present embodiment.
Further, a bonding layer (5) is adhered to the upper surface of the barrier layer (4), and the bonding layer (5) is bonded when electronic components are bonded to circuit wiring via solder and electrically connected. It has the effect of strengthening the strength, and is adhered to a predetermined thickness by adopting a plating method or the like on the upper surface of the barrier layer (4).
If the thickness of the bonding layer (5) is less than 0.05 μm, the bonding strength becomes weak when electronic components are electrically connected to the circuit wiring via solder, and if the thickness exceeds 2.0 μm, the bonding layer (5) A large amount of fragile intermetallic compounds are formed between 5) and the solder that connects the electronic components, and the reliability of the connection of the electronic components deteriorates. Therefore, the thickness of the bonding layer (5) is specified in the range of 0.05 μm to 2.0 μm.

さて、Ti層2の縁部21は、図1及び図2に示すようにセラミック基板1側からCu層3側への突出方向先端(Z方向)に向かって、Cu層3の側面31に垂直な方向(X方向)の厚み寸法が漸減している。
かかる構造により、Ti層2の縁部21の突出方向先端部21aにかかる応力を低減させ、Ti層2の縁部21が剥離することを防ぐことができる。
As shown in FIGS. 1 and 2, the edge portion 21 of the Ti layer 2 is perpendicular to the side surface 31 of the Cu layer 3 from the ceramic substrate 1 side toward the tip (Z direction) in the protruding direction toward the Cu layer 3 side. The thickness dimension in the above direction (X direction) is gradually decreasing.
With such a structure, the stress applied to the tip portion 21a of the edge portion 21 of the Ti layer 2 in the protruding direction can be reduced, and the edge portion 21 of the Ti layer 2 can be prevented from peeling off.

図2に示すようにTi層2の縁部21は、少なくともCu層3とNiめっき4との界面位置まで突出していることが好ましい。
かかる構造により、Cu層3の幅よりNiめっき4が幅広に広がることを防ぐことができる。Tiが難めっき性金属であり、Ti層2の縁部21がCu層3の側面31に隣接して配置されCu層3の上面まで及んでいるからである。
As shown in FIG. 2, it is preferable that the edge portion 21 of the Ti layer 2 projects at least to the interface position between the Cu layer 3 and the Ni plating 4.
With such a structure, it is possible to prevent the Ni plating 4 from spreading wider than the width of the Cu layer 3. This is because Ti is a difficult-to-plate metal, and the edge portion 21 of the Ti layer 2 is arranged adjacent to the side surface 31 of the Cu layer 3 and extends to the upper surface of the Cu layer 3.

また、図2に示すようにTi層2の縁部21は、少なくともNiめっき4とAuめっき5との界面位置まで突出していることが好ましい。
かかる構造により、Cu層3の幅よりAuめっき5が幅広に広がることを防ぐことができる。Tiが難めっき性金属であり、Ti層2の縁部21がCu層3の側面31に隣接して配置されNiめっき4の上面まで及んでいるからである。
Further, as shown in FIG. 2, it is preferable that the edge portion 21 of the Ti layer 2 projects at least to the interface position between the Ni plating 4 and the Au plating 5.
With such a structure, it is possible to prevent the Au plating 5 from spreading wider than the width of the Cu layer 3. This is because Ti is a difficult-to-plate metal, and the edge portion 21 of the Ti layer 2 is arranged adjacent to the side surface 31 of the Cu layer 3 and extends to the upper surface of the Ni plating 4.

〔第2実施形態〕
次に、本発明の第2実施形態につき図3及び図4を参照して説明する。図3及び図4に示すように本発明の第2実施形態に係る配線基板は上記第1実施形態に対し、Ti層2の縁部21の側面21bに被る突出部11を、セラミック基板1の主面10に形成したものであり、その他は上記第1実施形態と同様である。
[Second Embodiment]
Next, the second embodiment of the present invention will be described with reference to FIGS. 3 and 4. As shown in FIGS. 3 and 4, the wiring board according to the second embodiment of the present invention has a protruding portion 11 that covers the side surface 21b of the edge portion 21 of the Ti layer 2 with respect to the first embodiment. It is formed on the main surface 10, and other than that, it is the same as that of the first embodiment.

上記第1実施形態と同様にTi層2の縁部21を形成し、縁部21の隣接領域のセラミック基板1の主面10を露出させた後、さらに、イオンでスパッタしたセラミック基板1を構成する材料の粒子をセラミック基板1に再付着させてZ方向に突出させつつ、Ti層2の縁部21の側面21bに付着させることにより突出部11を構成する(図3)。このとき、セラミック基板1の主面10は、Ti層2が被着される側に対し、突出部11を介して相対する側に低くされた下段面を有している。
突出部11を形成した後、上記第1実施形態と同様にCu層3の上面にNiめっき4及びAuめっき5を順次被着させる。
Similar to the first embodiment, the edge portion 21 of the Ti layer 2 is formed, the main surface 10 of the ceramic substrate 1 in the adjacent region of the edge portion 21 is exposed, and then the ceramic substrate 1 sputtered with ions is further configured. The protruding portion 11 is formed by reattaching the particles of the material to be used to the ceramic substrate 1 and projecting them in the Z direction while adhering them to the side surface 21b of the edge portion 21 of the Ti layer 2 (FIG. 3). At this time, the main surface 10 of the ceramic substrate 1 has a lower surface that is lowered to the side opposite to the side to which the Ti layer 2 is adhered via the protrusion 11.
After forming the protruding portion 11, Ni plating 4 and Au plating 5 are sequentially adhered to the upper surface of the Cu layer 3 in the same manner as in the first embodiment.

本実施形態に配線基板においては、Ti層2が形成されたセラミック基板1の主面10は、Ti層2の縁部21よりも外側にある領域で厚み方向(Z方向)のTi層2側へ突出した突出部11を形成している。突出部11がCu層3の側面31の反対側に当たるTi層2の縁部21の側面21bに被っている。
Cu層3の側面31に付着したTi層2の縁部21は密着性が低いため、膜剥がれなどが懸念される。しかし、本実施形態の構造によれば、縁部21の外側の側面21bにセラミックス材料を付着させて再結合させることで、Ti層2の縁部21を補強することができ、Ti層2の縁部21の剥離を抑制することができる。また、難めっき性のTi層2の上にさらに絶縁材料層を設けることでさらに、めっきをかかりにくくすることができる。
In the wiring board according to the present embodiment, the main surface 10 of the ceramic substrate 1 on which the Ti layer 2 is formed is a region outside the edge 21 of the Ti layer 2 and is on the Ti layer 2 side in the thickness direction (Z direction). A protruding portion 11 is formed. The protruding portion 11 covers the side surface 21b of the edge portion 21 of the Ti layer 2, which is on the opposite side of the side surface 31 of the Cu layer 3.
Since the edge 21 of the Ti layer 2 attached to the side surface 31 of the Cu layer 3 has low adhesion, there is a concern that the film may peel off. However, according to the structure of the present embodiment, the edge portion 21 of the Ti layer 2 can be reinforced by adhering the ceramic material to the outer side surface 21b of the edge portion 21 and rebonding the ceramic material, and the Ti layer 2 can be reinforced. The peeling of the edge portion 21 can be suppressed. Further, by further providing an insulating material layer on the difficult-to-plating Ti layer 2, it is possible to further make it difficult to apply plating.

また、セラミック基板1の突出部11は、少なくともCu層3とNiめっき4との界面位置まで突出している。
かかる構造によれば、突出部11がNiめっき4の高さまで達する位置まで高く形成されているので、Ti層2の縁部21の補強をさらに強くすることができる。
Further, the protruding portion 11 of the ceramic substrate 1 projects at least to the interface position between the Cu layer 3 and the Ni plating 4.
According to such a structure, since the protruding portion 11 is formed high to the position where it reaches the height of the Ni plating 4, the reinforcement of the edge portion 21 of the Ti layer 2 can be further strengthened.

1 セラミック基板(絶縁基板)
2 Ti層(密着層)
3 Cu層(配線層)
4 Niめっき(バリア層)
5 Auめっき(接合層)
6 レジスト
7 フォトマスク
11 セラミック基板の突出部
21 Ti層の縁部
31 Cu層の側面
1 Ceramic substrate (insulated substrate)
2 Ti layer (adhesion layer)
3 Cu layer (wiring layer)
4 Ni plating (barrier layer)
5 Au plating (bonding layer)
6 Resist 7 Photomask 11 Protruding part of ceramic substrate 21 Edge of Ti layer 31 Side surface of Cu layer

Claims (6)

絶縁基板上に密着層、配線層が順次積層されてなる配線基板において、
前記密着層の縁部が、前記配線層の側面よりも外側に延出するとともに、厚み方向の前記配線層側へ突出し、前記配線層の側面に被っており、
前記密着層が形成された前記絶縁基板の主面は、前記密着層の縁部よりも外側にある領域で厚み方向の前記密着層側へ突出した突出部を形成し、当該突出部が前記配線層の側面の反対側に当たる前記密着層の縁部の側面に被っており、
前記突出部は、前記絶縁基板側から前記配線層側への突出方向先端に向かって、前記配線層の側面に垂直な方向の厚み寸法が漸減していることを特徴とする配線基板。
In a wiring board in which an adhesion layer and a wiring layer are sequentially laminated on an insulating substrate,
The edge portion of the adhesion layer extends outward from the side surface of the wiring layer, protrudes toward the wiring layer side in the thickness direction, and covers the side surface of the wiring layer .
The main surface of the insulating substrate on which the adhesion layer is formed forms a protrusion protruding toward the adhesion layer in the thickness direction in a region outside the edge portion of the adhesion layer, and the protrusion is the wiring. It covers the side surface of the edge of the adhesion layer, which is the opposite side of the side surface of the layer.
The protruding portion is a wiring board characterized in that the thickness dimension in the direction perpendicular to the side surface of the wiring layer gradually decreases toward the tip in the protruding direction from the insulating substrate side to the wiring layer side.
前記配線層上にバリア層、接合層が順次積層されてなり、A barrier layer and a bonding layer are sequentially laminated on the wiring layer,
前記絶縁基板の突出部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする請求項1に記載の配線基板。The wiring board according to claim 1, wherein the protruding portion of the insulating substrate protrudes at least to the interface position between the wiring layer and the barrier layer.
絶縁基板上に密着層、配線層が順次積層されてなる配線基板において、In a wiring board in which an adhesion layer and a wiring layer are sequentially laminated on an insulating substrate,
前記密着層の縁部が、前記配線層の側面よりも外側に延出するとともに、厚み方向の前記配線層側へ突出し、前記配線層の側面に被っており、The edge portion of the adhesion layer extends outward from the side surface of the wiring layer, protrudes toward the wiring layer side in the thickness direction, and covers the side surface of the wiring layer.
前記密着層が形成された前記絶縁基板の主面は、前記密着層の縁部よりも外側にある領域で厚み方向の前記密着層側へ突出した突出部を形成し、当該突出部が前記配線層の側面の反対側に当たる前記密着層の縁部の側面に被っており、The main surface of the insulating substrate on which the adhesion layer is formed forms a protrusion protruding toward the adhesion layer in the thickness direction in a region outside the edge portion of the adhesion layer, and the protrusion is the wiring. It covers the side surface of the edge of the adhesion layer, which is the opposite side of the side surface of the layer.
前記配線層上にバリア層、接合層が順次積層されてなり、A barrier layer and a bonding layer are sequentially laminated on the wiring layer,
前記絶縁基板の突出部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする配線基板。A wiring board characterized in that the protruding portion of the insulating substrate protrudes at least to the interface position between the wiring layer and the barrier layer.
前記密着層の縁部は、前記絶縁基板側から前記配線層側への突出方向先端に向かって、前記配線層の側面に垂直な方向の厚み寸法が漸減していることを特徴とする請求項1から請求項3のうちいずれか一つに記載の配線基板。 The edge of the adhesion layer is characterized in that the thickness dimension in the direction perpendicular to the side surface of the wiring layer gradually decreases toward the tip in the protruding direction from the insulating substrate side to the wiring layer side. The wiring board according to any one of 1 to 3. 前記配線層上にバリア層、接合層が順次積層されてなり、
前記密着層の縁部は、少なくとも前記配線層と前記バリア層との界面位置まで突出していることを特徴とする請求項1から請求項4のうちいずれか一つに記載の配線基板。
A barrier layer and a bonding layer are sequentially laminated on the wiring layer,
It said edge portion of the adhesive layer, the wiring board according to claims 1 to any one of claims 4, characterized in that protrudes at least the wiring layer to the interface position between the barrier layer.
前記密着層の縁部は、少なくとも前記バリア層と前記接合層との界面位置まで突出していることを特徴とする請求項に記載の配線基板。 The wiring board according to claim 5 , wherein the edge portion of the adhesion layer projects at least to the interface position between the barrier layer and the bonding layer.
JP2017143164A 2017-07-25 2017-07-25 Wiring board Active JP6884062B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017143164A JP6884062B2 (en) 2017-07-25 2017-07-25 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017143164A JP6884062B2 (en) 2017-07-25 2017-07-25 Wiring board

Publications (2)

Publication Number Publication Date
JP2019024062A JP2019024062A (en) 2019-02-14
JP6884062B2 true JP6884062B2 (en) 2021-06-09

Family

ID=65368989

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017143164A Active JP6884062B2 (en) 2017-07-25 2017-07-25 Wiring board

Country Status (1)

Country Link
JP (1) JP6884062B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102711174B1 (en) 2019-05-30 2024-09-30 가부시키가이샤 무라타 세이사쿠쇼 Wiring electrode
CN113966099B (en) * 2021-06-30 2024-06-11 西安空间无线电技术研究所 Microwave integrated circuit film thickening process suitable for solid-state product

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05347469A (en) * 1992-06-12 1993-12-27 Toshiba Corp Ceramic circuit board
JP5151080B2 (en) * 2005-07-20 2013-02-27 三菱マテリアル株式会社 Insulating substrate, method for manufacturing insulating substrate, power module substrate and power module
JP5245989B2 (en) * 2009-03-31 2013-07-24 三菱マテリアル株式会社 Method for manufacturing power module substrate and method for manufacturing power module substrate with heat sink
JP2015144157A (en) * 2014-01-31 2015-08-06 富士通株式会社 Circuit board, electronic apparatus, and manufacturing method of electronic apparatus

Also Published As

Publication number Publication date
JP2019024062A (en) 2019-02-14

Similar Documents

Publication Publication Date Title
US8754335B2 (en) Ceramic electronic component and wiring board
US20240105386A1 (en) Electronic component
JP6884062B2 (en) Wiring board
US20220386467A1 (en) Method of manufacturing electronic component
JP5706186B2 (en) Chip resistor and manufacturing method thereof
US20240203643A1 (en) Electronic component
US11395405B2 (en) Wiring substrate and electronic device
US12057268B2 (en) Electronic component
US11948743B2 (en) Electronic component
JP6853135B2 (en) Thin film wiring board
US12073994B2 (en) Electronic component including solder layer with solder unfilled region
US11942273B2 (en) Electronic component
US12020865B2 (en) Electronic component including interposer board with CU fired layer
US11881353B2 (en) Electronic component
US11997791B2 (en) Electronic component
JP6267068B2 (en) Wiring board, electronic device and electronic module
JP3909269B2 (en) Wiring board
JP3967951B2 (en) Wiring board
JP3808358B2 (en) Wiring board
JP2690631B2 (en) Manufacturing method of ceramic wiring board
JP3881619B2 (en) Wiring board
JP2006100443A (en) Wiring board
JP2012160531A (en) Electronic apparatus
JP2006270170A (en) Elastic surface acoustic wave element and manufacturing method of elastic surface acoustic wave element
JP2001339014A (en) Wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200220

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20201130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20201208

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210203

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210413

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210511

R150 Certificate of patent or registration of utility model

Ref document number: 6884062

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150