JP2011139096A - ラウンド型半田バンプを有するプリント基板およびその製造方法 - Google Patents
ラウンド型半田バンプを有するプリント基板およびその製造方法 Download PDFInfo
- Publication number
- JP2011139096A JP2011139096A JP2011069177A JP2011069177A JP2011139096A JP 2011139096 A JP2011139096 A JP 2011139096A JP 2011069177 A JP2011069177 A JP 2011069177A JP 2011069177 A JP2011069177 A JP 2011069177A JP 2011139096 A JP2011139096 A JP 2011139096A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- manufacturing
- solder bumps
- round
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3485—Applying solder paste, slurry or powder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09481—Via in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0152—Temporary metallic carrier, e.g. for transferring material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/282—Applying non-metallic protective coatings for inhibiting the corrosion of the circuit, e.g. for preserving the solderability
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
【解決手段】上下に配列された複数の回路層530と、前記回路層530の間に介在された絶縁層600と、前記複数の回路層530のうち最下部回路層に形成された下部接続パッド515と、前記下部接続パッド515に電気的に接続し、パッド接続面がラウンド形状で、その他面が平坦な形状である半田バンプ300とを含んでなる、ラウンド型半田バンプを有するプリント基板を提供する。
【選択図】図6
Description
190 金属箔
200 プリントマスク
310 半田ペースト
300 半田バンプ
400 接続金属層
510 下部接続パッド形成用金属層
515 下部接続パッド
530 回路層
550 最上部回路層
551 回路パターン
555 上部接続パッド
600 絶縁層
700 半田レジスト
800 無電解メッキ層
Claims (9)
- (A)キャリアの上部に積層された金属箔上に、前記キャリアの外側に面するパッド接続面がラウンド形状である半田バンプを形成する段階と、
(B)前記半田バンプを含んで前記金属箔に下部接続パッド用金属層を形成する段階と、
(C)前記下部接続パッド用金属層の上部に、前記半田バンプと電気的に接続する回路層および絶縁層を有するビルドアップ層を形成する段階と、
(D)前記キャリアを除去する段階と、
(E)前記金属箔および前記下部接続パッド用金属層の露出部を除去する段階とを含むことを特徴とする、ラウンド型半田バンプを有するプリント基板の製造方法。 - 前記半田バンプを形成する段階は、
(i)前記キャリアの上部に積層された金属箔上に、半田バンプ形成用開口部を有するプリントマスクを配置し、半田ペーストをプリントする段階と、
(ii)リフロー工程を行い、前記プリントマスクを除去して半田バンプを形成する段階とを含むことを特徴とする、請求項1に記載のラウンド型半田バンプを有するプリント基板の製造方法。 - 前記ビルドアップ層の最上部に形成された回路層は上部接続パッドを備え、
前記ビルドアップ層を形成する段階の後に、前記ビルドアップ層の最上部に形成された回路層の上部に、前記上部接続パッドを露出させる開口部を有する半田レジスト層を形成する段階をさらに含むことを特徴とする、請求項1に記載のラウンド型半田バンプを有するプリント基板の製造方法。 - 前記半田バンプを形成する段階の後で行われる、前記半田バンプを含んで前記金属箔の上部に接続金属層を形成する段階をさらに含み、
前記金属箔および前記下部接続パッド用金属層の露出部を除去する段階は、前記接続金属層を除去する段階をさらに含むことを特徴とする、請求項1に記載のラウンド型半田バンプを有するプリント基板の製造方法。 - 前記キャリアは、絶縁樹脂層の片面または両面に銅箔が積層されてなる銅張積層板に離型層が形成されていることを特徴とする、請求項1に記載のラウンド型半田バンプを有するプリント基板の製造方法。
- 前記プリントマスクは、露光/現像工程またはレーザードリリング工程によって半田バンプ形成用開口部がパターニングされたカバーフィルムであることを特徴とする、請求項2に記載のラウンド型半田バンプを有するプリント基板の製造方法。
- 前記プリントマスクは、半田バンプ形成用開口部を有するメタルマスクであることを特徴とする、請求項2に記載のラウンド型半田バンプを有するプリント基板の製造方法。
- 前記半田レジスト層をパターニングする段階の後に、
前記上部接続パッドの表面にOSP処理を施し、或いは無電解ニッケル/金メッキ層を形成する段階をさらに含むことを特徴とする、請求項3に記載のラウンド型半田バンプを有するプリント基板の製造方法。 - 前記接続金属層はニッケルメッキ層であることを特徴とする、請求項4に記載のラウンド型半田バンプを有するプリント基板の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080102682A KR101006619B1 (ko) | 2008-10-20 | 2008-10-20 | 라운드형 솔더범프를 갖는 인쇄회로기판 및 그 제조방법 |
KR10-2008-0102682 | 2008-10-20 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009015184A Division JP4847547B2 (ja) | 2008-10-20 | 2009-01-27 | ラウンド型半田バンプを有するプリント基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011139096A true JP2011139096A (ja) | 2011-07-14 |
JP4954336B2 JP4954336B2 (ja) | 2012-06-13 |
Family
ID=42107731
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009015184A Expired - Fee Related JP4847547B2 (ja) | 2008-10-20 | 2009-01-27 | ラウンド型半田バンプを有するプリント基板 |
JP2011069177A Expired - Fee Related JP4954336B2 (ja) | 2008-10-20 | 2011-03-28 | ラウンド型半田バンプを有するプリント基板およびその製造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009015184A Expired - Fee Related JP4847547B2 (ja) | 2008-10-20 | 2009-01-27 | ラウンド型半田バンプを有するプリント基板 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20100096171A1 (ja) |
JP (2) | JP4847547B2 (ja) |
KR (1) | KR101006619B1 (ja) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101095211B1 (ko) * | 2008-12-17 | 2011-12-16 | 삼성전기주식회사 | 기판 제조용 캐리어 부재 및 이를 이용한 기판 제조방법 |
KR101055462B1 (ko) | 2010-01-07 | 2011-08-08 | 삼성전기주식회사 | 인쇄회로기판 제조용 캐리어와 그 제조방법 및 이를 이용한 인쇄회로기판의 제조방법 |
JP5638269B2 (ja) * | 2010-03-26 | 2014-12-10 | 日本特殊陶業株式会社 | 多層配線基板 |
KR101222828B1 (ko) * | 2011-06-24 | 2013-01-15 | 삼성전기주식회사 | 코어리스 기판의 제조방법 |
KR101420499B1 (ko) * | 2012-07-26 | 2014-07-16 | 삼성전기주식회사 | 적층형 코어리스 인쇄회로기판 및 그 제조 방법 |
KR20140047967A (ko) * | 2012-10-15 | 2014-04-23 | 삼성전기주식회사 | 다층형 코어리스 인쇄회로기판 및 그 제조 방법 |
KR101585554B1 (ko) * | 2014-01-22 | 2016-01-14 | 앰코 테크놀로지 코리아 주식회사 | 임베디드 트레이스 기판과 그의 범프 형성 방법 |
KR20160010960A (ko) * | 2014-07-21 | 2016-01-29 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
US9603247B2 (en) * | 2014-08-11 | 2017-03-21 | Intel Corporation | Electronic package with narrow-factor via including finish layer |
JP2017061612A (ja) * | 2015-09-25 | 2017-03-30 | Jsr株式会社 | 化学機械研磨用組成物および化学機械研磨方法 |
TWI595812B (zh) * | 2016-11-30 | 2017-08-11 | 欣興電子股份有限公司 | 線路板結構及其製作方法 |
CN109326569A (zh) * | 2017-07-31 | 2019-02-12 | 群创光电股份有限公司 | 封装元件及其制作方法 |
DE102018105052B4 (de) | 2017-11-15 | 2022-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Halbleiter-Package und Verfahren |
US10784203B2 (en) * | 2017-11-15 | 2020-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and method |
KR102187538B1 (ko) * | 2018-09-17 | 2020-12-07 | 주식회사 지로이아이 | 쓰루홀 타입 단면형 인쇄회로기판 |
CN110839315B (zh) * | 2019-10-22 | 2020-12-15 | 江门崇达电路技术有限公司 | 一种沉金工艺测试板的设计方法 |
KR20220033204A (ko) * | 2020-09-09 | 2022-03-16 | 삼성전자주식회사 | 반도체 패키지 |
CN114478044B (zh) * | 2021-12-26 | 2023-01-06 | 南通威斯派尔半导体技术有限公司 | 一种改善覆铜陶瓷基板母板翘曲的方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005108940A (ja) * | 2003-09-29 | 2005-04-21 | Nec Toppan Circuit Solutions Inc | 印刷配線板、半導体装置、及びそれらの製造方法 |
JP2008112995A (ja) * | 2006-10-30 | 2008-05-15 | Samsung Electro-Mechanics Co Ltd | 回路基板及びその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU637874B2 (en) * | 1990-01-23 | 1993-06-10 | Sumitomo Electric Industries, Ltd. | Substrate for packaging a semiconductor device |
JPH0917937A (ja) * | 1995-06-27 | 1997-01-17 | Matsushita Electric Works Ltd | Bga型集積回路の実装構造 |
JP3055496B2 (ja) | 1997-06-26 | 2000-06-26 | 日本電気株式会社 | 半導体装置の実装構造 |
US6005198A (en) * | 1997-10-07 | 1999-12-21 | Dimensional Circuits Corporation | Wiring board constructions and methods of making same |
JP2001189550A (ja) * | 1999-12-28 | 2001-07-10 | Kyocera Corp | 回路基板 |
JP2002141646A (ja) | 2000-10-30 | 2002-05-17 | Kyocera Corp | 回路基板 |
JP3990962B2 (ja) * | 2002-09-17 | 2007-10-17 | 新光電気工業株式会社 | 配線基板の製造方法 |
TW200609109A (en) * | 2004-08-02 | 2006-03-16 | Nippon Denkai Ltd | Composite copper foil and method for production thereof |
US7626829B2 (en) * | 2004-10-27 | 2009-12-01 | Ibiden Co., Ltd. | Multilayer printed wiring board and manufacturing method of the multilayer printed wiring board |
JP5105168B2 (ja) * | 2005-11-02 | 2012-12-19 | イビデン株式会社 | 多層プリント配線板 |
JP4783692B2 (ja) * | 2006-08-10 | 2011-09-28 | 新光電気工業株式会社 | キャパシタ内蔵基板及びその製造方法と電子部品装置 |
US8555494B2 (en) * | 2007-10-01 | 2013-10-15 | Intel Corporation | Method of manufacturing coreless substrate |
KR20090052716A (ko) * | 2007-11-21 | 2009-05-26 | 삼성전자주식회사 | 반도체 패키지 및 이를 구비한 전자 기기 |
-
2008
- 2008-10-20 KR KR1020080102682A patent/KR101006619B1/ko not_active IP Right Cessation
-
2009
- 2009-01-23 US US12/320,366 patent/US20100096171A1/en not_active Abandoned
- 2009-01-27 JP JP2009015184A patent/JP4847547B2/ja not_active Expired - Fee Related
-
2011
- 2011-03-28 JP JP2011069177A patent/JP4954336B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005108940A (ja) * | 2003-09-29 | 2005-04-21 | Nec Toppan Circuit Solutions Inc | 印刷配線板、半導体装置、及びそれらの製造方法 |
JP2008112995A (ja) * | 2006-10-30 | 2008-05-15 | Samsung Electro-Mechanics Co Ltd | 回路基板及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2010098278A (ja) | 2010-04-30 |
JP4954336B2 (ja) | 2012-06-13 |
KR101006619B1 (ko) | 2011-01-07 |
KR20100043591A (ko) | 2010-04-29 |
JP4847547B2 (ja) | 2011-12-28 |
US20100096171A1 (en) | 2010-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4954336B2 (ja) | ラウンド型半田バンプを有するプリント基板およびその製造方法 | |
US8207450B2 (en) | Printed circuit board comprising metal bumps integrated with connection pads | |
JP5010737B2 (ja) | プリント配線板 | |
US8445790B2 (en) | Coreless substrate having filled via pad and method of manufacturing the same | |
JP4538486B2 (ja) | 多層基板およびその製造方法 | |
US20190380210A1 (en) | Circuit carrier board structure and manufacturing method thereof | |
US7754598B2 (en) | Method for manufacturing coreless packaging substrate | |
TWI479972B (zh) | Multi - layer flexible printed wiring board and manufacturing method thereof | |
JP2010157718A (ja) | プリント配線板及びプリント配線板の製造方法 | |
JP2010135720A (ja) | 金属バンプを持つプリント基板及びその製造方法 | |
US8677618B2 (en) | Method of manufacturing substrate using a carrier | |
US11032917B2 (en) | Circuit carrier board and manufacturing method thereof | |
JP5261756B1 (ja) | 多層配線基板 | |
JP2017084997A (ja) | プリント配線板及びその製造方法 | |
JP2006165496A (ja) | ビアポストにより層間伝導性を有するパラレル多層プリント基板およびその製造方法 | |
JP5599860B2 (ja) | 半導体パッケージ基板の製造方法 | |
KR100908986B1 (ko) | 코어리스 패키지 기판 및 제조 방법 | |
JP2002190549A (ja) | 多層配線板および多層配線板の製造方法 | |
KR20120031775A (ko) | 코어리스 기판의 제조방법 | |
KR100951574B1 (ko) | 코어리스 패키지 기판의 솔더 형성 방법 | |
JP2002176232A (ja) | アライメントマーク | |
KR20100099092A (ko) | 라운드형 솔더범프를 갖는 인쇄회로기판 | |
JP2021072339A (ja) | プリント配線板およびその製造方法 | |
JP2005044828A (ja) | プリント配線板の製造方法 | |
JP2017120836A (ja) | プリント配線板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110328 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111025 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120120 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120306 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120313 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4954336 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150323 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |