[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

FR2797093B1 - Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin - Google Patents

Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin

Info

Publication number
FR2797093B1
FR2797093B1 FR9909646A FR9909646A FR2797093B1 FR 2797093 B1 FR2797093 B1 FR 2797093B1 FR 9909646 A FR9909646 A FR 9909646A FR 9909646 A FR9909646 A FR 9909646A FR 2797093 B1 FR2797093 B1 FR 2797093B1
Authority
FR
France
Prior art keywords
stack
producing
device including
crystal silicon
germanium substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9909646A
Other languages
English (en)
Other versions
FR2797093A1 (fr
Inventor
Daniel Bensahel
Yves Campidelli
Caroline Hernandez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Orange SA
Original Assignee
France Telecom SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by France Telecom SA filed Critical France Telecom SA
Priority to FR9909646A priority Critical patent/FR2797093B1/fr
Priority to EP00953226A priority patent/EP1198840A1/fr
Priority to US10/048,719 priority patent/US6690027B1/en
Priority to PCT/FR2000/002000 priority patent/WO2001008225A1/fr
Publication of FR2797093A1 publication Critical patent/FR2797093A1/fr
Application granted granted Critical
Publication of FR2797093B1 publication Critical patent/FR2797093B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/822Materials of the light-emitting regions
    • H10H20/826Materials of the light-emitting regions comprising only Group IV materials
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00Nanooptics, e.g. quantum optics or photonic crystals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/81Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation
    • H10D62/815Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW]
    • H10D62/8161Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/30Structure or shape of the active region; Materials used for the active region
    • H01S5/32Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/3223IV compounds
    • H01S5/3224Si
    • H01S5/3227Si porous Si
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/30Structure or shape of the active region; Materials used for the active region
    • H01S5/34Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
    • H01S5/341Structures having reduced dimensionality, e.g. quantum wires
    • H01S5/3412Structures having reduced dimensionality, e.g. quantum wires quantum box or quantum dash
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/81Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation
    • H10D62/812Single quantum well structures
    • H10D62/814Quantum box structures

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mathematical Physics (AREA)
  • Manufacturing & Machinery (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biophysics (AREA)
  • Optics & Photonics (AREA)
  • Chemical Vapour Deposition (AREA)
  • Recrystallisation Techniques (AREA)
  • Led Devices (AREA)
FR9909646A 1999-07-26 1999-07-26 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin Expired - Fee Related FR2797093B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR9909646A FR2797093B1 (fr) 1999-07-26 1999-07-26 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin
EP00953226A EP1198840A1 (fr) 1999-07-26 2000-07-11 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques
US10/048,719 US6690027B1 (en) 1999-07-26 2000-07-11 Method for making a device comprising layers of planes of quantum dots
PCT/FR2000/002000 WO2001008225A1 (fr) 1999-07-26 2000-07-11 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9909646A FR2797093B1 (fr) 1999-07-26 1999-07-26 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin

Publications (2)

Publication Number Publication Date
FR2797093A1 FR2797093A1 (fr) 2001-02-02
FR2797093B1 true FR2797093B1 (fr) 2001-11-02

Family

ID=9548495

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9909646A Expired - Fee Related FR2797093B1 (fr) 1999-07-26 1999-07-26 Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin

Country Status (4)

Country Link
US (1) US6690027B1 (fr)
EP (1) EP1198840A1 (fr)
FR (1) FR2797093B1 (fr)
WO (1) WO2001008225A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AUPR919701A0 (en) * 2001-11-30 2001-12-20 Silverbrook Research Pty. Ltd. Method and apparatus (mems18)
WO2003067231A1 (fr) * 2002-02-07 2003-08-14 The Regents Of The University Of California Particules a codage optique
EP1341222A1 (fr) * 2002-02-28 2003-09-03 Interuniversitair Micro-Elektronica Centrum Méthode de fabrication d'un dispositif comprenant une couche semiconductrice sur un substrat à paramètre de maille non adapté
AU2004308379A1 (en) * 2003-12-22 2005-07-14 The Regents Of The University Of California Optically encoded particles with grey scale spectra
JP4203054B2 (ja) * 2005-08-16 2008-12-24 株式会社東芝 半導体膜の成膜方法
US8030664B2 (en) * 2006-12-15 2011-10-04 Samsung Led Co., Ltd. Light emitting device
TWI379430B (en) * 2009-04-16 2012-12-11 Atomic Energy Council A method of fabricating a thin interface for internal light reflection and impurities isolation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2620571B1 (fr) * 1987-09-11 1990-01-12 France Etat Procede de fabrication d'une structure de silicium sur isolant
JP3352118B2 (ja) * 1992-08-25 2002-12-03 キヤノン株式会社 半導体装置及びその製造方法
US5293050A (en) * 1993-03-25 1994-03-08 International Business Machines Corporation Semiconductor quantum dot light emitting/detecting devices
DE4319413C2 (de) * 1993-06-14 1999-06-10 Forschungszentrum Juelich Gmbh Interferenzfilter oder dielektrischer Spiegel
US5685946A (en) * 1993-08-11 1997-11-11 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Method of producing buried porous silicon-geramanium layers in monocrystalline silicon lattices
GB9506735D0 (en) * 1995-03-31 1995-05-24 Univ Dundee Light emitters and detectors

Also Published As

Publication number Publication date
FR2797093A1 (fr) 2001-02-02
WO2001008225A1 (fr) 2001-02-01
EP1198840A1 (fr) 2002-04-24
US6690027B1 (en) 2004-02-10

Similar Documents

Publication Publication Date Title
EP1037272A4 (fr) Substrat silicium sur isolant (soi) et procede d'elaboration, dispositif a semi-conducteurs et procede de fabrication
EP0889510A4 (fr) Procede et dispositif de traitement thermique d'une plaquette en silicium monocristallin, plaquette en silicium monocristallin et procede de production d'une plaquette en silicium monocristallin
FR2844394B1 (fr) Substrat en silicium monocristallin, substrat de type soi, dispositif a semi-conducteur, dispositif d'affichage, et procede de fabrication d'un dispositif a semi-conducteur
FR2796757B1 (fr) Procede de fabrication de substrat soi et dispositif a semiconducteur
FR2812764B1 (fr) Procede de fabrication d'un substrat de type substrat-sur- isolant ou substrat-sur-vide et dispositif obtenu
EP0612103A3 (fr) Méthode de fabrication d'un dispositif semi-conducteur silicium sur isolant.
FR2783254B1 (fr) Procede d'obtention d'une couche de germanium monocristallin sur un substrat de silicium monocristallin,et produits obtenus
FR2740907B1 (fr) Dispositif a semiconducteur utilisant le carbure de silicium
EP1087433A4 (fr) Procede de formation de films d'oxyde de silicium
FR2747401B1 (fr) Dispositif et procede pour la formation de carbure de silicium (sic) monocristallin sur un germe
DE58905929D1 (de) Verfahren zur Herstellung einer dünnen röntgenamorphen Aluminiumnitrid- oder Aluminium-siliciumnitridschicht auf einer Oberfläche.
FR2797093B1 (fr) Procede de realisation d'un dispositif comprenant un empilement de plans de boites quantiques sur un substrat de silicium ou germanium monocristallin
FR2668668B1 (fr) Generateur de tension de substrat pour un dispositif a semiconducteurs.
FR2770498B1 (fr) Dispositif de transport de tranches de silicium pour semi-conducteurs
FR2776831B1 (fr) Dispositif comprenant un transistor mos et procede de developpement d'un tel dispositif sur un substrat soi
EP0687002A3 (fr) Procédé de fabrication d'un dispositif semi-conducteur du type SOI
EP1020546A4 (fr) Creuset en verre de quartz destine a la croissance d'un monocristal de silicium et son procede de fabrication
FR2651782B1 (fr) Procede pour la realisation d'un depot d'un revetement protecteur inorganique et amorphe sur un substrat polymerique organique.
FR2797716B1 (fr) Dispositif a semiconducteur sur un substrat soi
FR2772982B1 (fr) Substrat d'anode pour un dispositif d'affichage et son procede de fabrication
FR2741550B1 (fr) Bras pulverisateur pour un dispositif d'enrobage
FR2620863B1 (fr) Dispositif optoelectronique a base de composes iii-v sur substrat silicium
FR2733253B1 (fr) Dispositif pour deposer un materiau par evaporation sur des substrats de grande surface
DE69904000D1 (de) Dünnfilm-Herstellungsvorrichtung zur Herstellung eines dünnen kristallinen Silicium-Films
FR2746545B1 (fr) Procede pour fabriquer un composant a substrat de silicium cristallin

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20070330