[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

EP0857388A1 - Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication - Google Patents

Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication

Info

Publication number
EP0857388A1
EP0857388A1 EP95939799A EP95939799A EP0857388A1 EP 0857388 A1 EP0857388 A1 EP 0857388A1 EP 95939799 A EP95939799 A EP 95939799A EP 95939799 A EP95939799 A EP 95939799A EP 0857388 A1 EP0857388 A1 EP 0857388A1
Authority
EP
European Patent Office
Prior art keywords
fsk modulated
signal
electrical communication
frequency
carrier signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP95939799A
Other languages
German (de)
English (en)
Other versions
EP0857388A4 (fr
Inventor
James L. Lansford
Stephen M. Ernst
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Momentum Mycrosystems Inc
Original Assignee
Momentum Mycrosystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Momentum Mycrosystems Inc filed Critical Momentum Mycrosystems Inc
Publication of EP0857388A1 publication Critical patent/EP0857388A1/fr
Publication of EP0857388A4 publication Critical patent/EP0857388A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/403Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency
    • H04B1/405Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency with multiple discrete channels
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/10Frequency-modulated carrier systems, i.e. using frequency-shift keying
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/10Frequency-modulated carrier systems, i.e. using frequency-shift keying
    • H04L27/103Chirp modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/14Two-way operation using the same type of signal, i.e. duplex
    • H04L5/16Half-duplex systems; Simplex/duplex switching; Transmission of break signals non-automatically inverting the direction of transmission

Definitions

  • the invention relates in general to a transceiver for a wireless communications interface that is used in exchanging information between computers, between computers and peripheral equipments, and between peripheral equipments, and more particularly to an FM/FSK transceiver having a feedforward design for extending the bandwidth of an offset phase locked loop to accommodate broadband transmission with reduced power consumption in a wireless communications interface.
  • wireless communications interface as may be used in Desktop Area Networks, where communication is desired with a computer or a peripheral device, between computers, or between a computer and a peripheral device located in an office or between adjacent offices, broadband transceivers are needed to achieve high data transmission rates.
  • wireless communications interfaces are battery powered for maximum transportability, it is desirable to prolong the life ofthe battery to ensure a reasonable duration of use. This may be accomplished through reduced power consumption.
  • the transceiver it further is commercially desirable to avoid the necessity of obtaining a license from the Federal Communication Commission (FCC) in order to operate a wireless communications interface.
  • FCC Federal Communication Commission
  • One way to achieve this goal is to design the transceiver to operate within exempted frequency bands without exceeding the power limits designated by the FCC.
  • the exempted frequency bands include the Industrial, Scientific and Medical (ISM) frequency bands nominally at 27 MHz , 900 MHz, 2.4 GHz , and 5.7 GHz.
  • ISM Industrial, Scientific and Medical
  • a still further constraint on the design of a transceiver for wireless communications interfaces is manufacturing cost. It is a well known historical fact that the lower the frequency of operation, the lower the cost ofthe hardware comprising the transceiver.
  • a transceiver is provided with an offset phase locked loop which has no power consuming frequency dividers, and which is sweeped into a fast lock by varying bias levels in transistors that comprise a phase detecting component ofthe loop.
  • components within the phase lock loop which have functionalities that are required for both transmitting and receiving are shared to avoid unnecessary power consumption.
  • a feed forward compensation method is used to achieve bandwidths from DC to above 10 MHz, and to provide additional aid in achieving a fast phase lock.
  • the invention is a broadband, low power transceiver for a wireless communications system, which supports 906 MHz +/- 50 KHz transmission and reception, and which controls power consumption
  • SUBSTITUTE SH ⁇ ET (RULE 26) through the use of a dual tripler effect (instead of a conventional synthesizer circuit with frequency dividers) to create a crystal controlled reference frequency that is used in both the transmit and receive modes.
  • the reference frequency is mixed with the transmit or receive signal to form an Intermediate Frequency (IF) which is compared by a phase detector with the output frequency of a primary voltage controlled oscillator (VCO).
  • the primary VCO output has a nominal center frequency which is equal to the IF output ofthe mixer, and which is frequency shift keyed (FSK) to convey the information to be transmitted.
  • the phase detector output is an error voltage which is applied to a transmitter VCO.
  • the transmitter VCO responds to the error signal to provide an FSK modulated transmission signal which causes the mixer output to lock in phase with the primary VCO.
  • the net effect is to lock the transmitter VCO to a stable local oscillator (the primary VCO) that can be FSK modulated.
  • the phase lock loop is an offset phase lock loop with a feed forward compensation that accommodates a broadband response from D.C. to above 10 MHz.
  • a sweep signal is applied to vary bias levels in the transistors comprising the phase detector ofthe phase lock loop to speed the loop into a lock mode.
  • a number of functional devices comprising the offset phase lock loop are shared between transmit and receive modes, and high-gain-bandwidth transistors requiring low bias currents are used in the crystal oscillator, tripler, mixer, preamp/filter and power amplifier of the loop to further reduce power consumption.
  • Figure 1 is a functional block diagram of a wireless communications interface which is plugged into a parallel port of a host system
  • Figure 2 is a functional block diagram of a broadband FM/FSK transceiver in accordance with the invention which is used in the wireless communications interface of Figure 1 ; and Figure 3 is a functional block diagram ofthe application of feedforward compensation to the VCO 7c of Figure 2.
  • a wireless communications interface is illustrated which is comprised of an RF antenna system 1 for receiving and transmitting signals in a frequency range of 906 MHz +/- 50 KHz , a PIN T/R switch 2, a preamp/filter 3, a mixer 4, a frequency tripler 5, a 101.856 MHz crystal oscillator system 6, a transmitter system 7, a receiver system 8, a microcontroller 9, a parallel port 10, and a host system 11 which may be either a computer or a peripheral device such as a printer.
  • the antenna system 1, switch 2, preamp/filter 3, mixer 4, tripler 5, oscillator system 6, transmitter system 7 and receiver system 8 comprise a transceiver in which the present invention is embodied.
  • Oscillator system 6 is a standard Colpitts crystal oscillator that generates a 101.856 MHz frequency at -27 dBm as measured by a 50 ⁇ shunt probe.
  • the tripler 5 is of a well known design in the art that employs a Class A amplifier that provides approximately 8 dB of gain.
  • the amplifier is operated in the non-linear region to generate third order harmonics at 916.7 MHz, which is filtered by a pi network consisting of a quarter wave stub and two 22 pF capacitors.
  • the preamp/filter 3 is of a well-known single transistor Class A type design that consists of an RF preamplifier providing approximately 6 dB of gain over a 40 MHz bandwidth centered at 906 MHz, and a 2 MHz bandwidth output filter centered at 906.5 MHz.
  • the crystal oscillator system 6, tripler 5, mixer 4, preamp/filter 3, and an output power amplifier (to be further described in connection with the description of Figure 2) in the transmitter system 7 are comprised of high-gain bandwidth transistors requiring low bias currents.
  • the crystal oscillator system 6 supplies a third harmonic (305.568 MHz ) ofthe fundamental 101.856 MHz frequency to the tripler 5, which in turn generates a third harmonic ofthe 305.568 MHz signal to yield a crystal controlled reference frequency of 916.7 MHz.
  • the reference frequency is common to both the receiver system 8 and the transmitter system 7.
  • the host system 1 1 issues a transmit request to the controller 9.
  • the controller 9 issues a transmit enable signal on line 12 to energize the transmitter system 7, and a deactivation signal on line 13 to turn the receiver system off.
  • the controller 9 issues a control signal on line 14 to switch 2 to place the antenna system 1 in transmit mode.
  • PIN switch 2 is a DC controlled PIN RF switch consisting of two HSMP3820 pin diodes (commercially available from Hewlett Packard in Palo Alto, California) and a 10 K ⁇ bias resistor, with the diodes being separated by a quarter wave PC board trace stub to form an SPDT RF switch.
  • the antenna system 1 which is of a conventional design well known in the art, is a printed circuit board trace of copper foil on an FR4 (epoxy fiberglass) substrate that has been tuned to resonate at approximately 906 MHz.
  • the active copper foil element used in the antenna is about 2.5 inches long with a rectangle of copper foil at one end that acts as a load. The loading allows the antenna to radiate efficiently as a loaded quarter wave element at 906 MHz.
  • the feed end ofthe antenna is connected to the printed circuit board ground plane, and the load end of the antenna is placed about 0.50 inches from the ground plane. So constructed, the antenna exhibits a 3 dB bandwidth of at least 40 MHz, and an impedance of approximately 34 ohms.
  • Transmission data is received by the microcontroller 9 from the host system 1 1 by way of parallel port 10.
  • the controller in turn supplies the transmission data along line 15 to the transmitter system 7, where the data is encoded on a carrier by means of frequency shift keying modulation.
  • the FM/FSK modulated carrier is locked to a stable local oscillator by means of the phase lock loop 16, which is comprised ofthe transmitter system 7, switch 2, preamp/filter 3 and mixer 4.
  • the modulated carrier is sent by the transmitter system 7 through the switch 2 to the antenna system 1 , where it is broadcast to a receiving system of another wireless communications interface.
  • the mixer 4 is a single transistor, single ended, unbalanced mixer which is biased to provide 3dB of gain.
  • the mixer produces an Intermediate Frequency (IF) signal which is the difference between the output ofthe transmitter system 7 (906 MHz +/- 50 KHz) and the reference frequency provided at the output ofthe tripler 5 (916.7 MHz ).
  • IF Intermediate Frequency
  • the IF signal is compared with the output of a local oscillator in the transmitter system 7 to produce a signal to drive the 906 MHz transmitter output , as shall be further explained in connection with the description of Figure 2.
  • the microcontroller 9 issues a sweep signal on line 17 to the transmitter system 7 as also will be explained in more detail below.
  • the wireless communications interface When the wireless communications interface is not in transmit mode as requested by the host system 11 , it is in the receive mode where switch 2 isolates the output ofthe transmitter system 7 from the antenna system 1 in response to a control signal issued by the microcontroller 9 on line 14. In addition, the line 12 becomes inactive and line 13 is activated by the controller to energize the receiver system 8.
  • the antenna system 1 will receive a signal with a nominal center frequency of 906 Mhz, which is applied to the mixer 4 to create an IF frequency equal to the difference between the 916.7 MHz reference frequency supplied by the tripler 5 and the received signal.
  • the 10.7 MHz IF frequency is applied along line 18b to the receiver system 8, which is a commercially available superheterodyne frequency modulation (FM) receiver IC chip, order number MC13158, from Motorola Semiconductor in Phoenix, Arizona.
  • the IF frequency is demodulated by the receiver to produce a baseband analog signal, which in turn is applied by the receiver to an adaptive threshold detector (not shown) to determine whether a valid transmission has been received.
  • FM superheterodyne frequency modulation
  • a signal detect flag is issued by the receiver system on line 19 to microcontroller 9.
  • the microcontroller 9 reads the demodulated transmission data on line 20, and supplies such information to the host system 1 1 by way of parallel port 10.
  • FIG. 2 is a detailed block diagram of the system of Figure 1 which more dramatically illustrates the innovations in the transceiver invention.
  • like reference numbers will refer to like devices as illustrated in Figures 1 , 2 and 3.
  • the microcontroller 9 enables the transmitter system 7, disables the receiver system 8, and causes the switch 2 to couple the output ofthe transmitter system 7 to the antenna 1.
  • the transmitter system is comprised of a 10.7 MHz voltage controlled oscillator (VCO) 7a, a phase detector 7b, a 906 MHz VCO 7c, a power amplifier 7d which boosts the output ofthe VCO 7c to approximately 0 dBm, and a final transmit bandpass filter 7e which removes harmonics and other spurious signals from the output of the power amplifier.
  • the final effective radiated power is - 1.25 dBm.
  • VCO 7a is a 10.7 MHz voltage-controlled Colpitts oscillator with a varactor to allow frequency modulation.
  • the free running frequency ofthe VCO is determined by an LC tank circuit with an inductance of 2.2 ⁇ H, and a capacitance determined by the parallel combination of a 3-10 pF variable capacitor and a varactor diode with a nominal capacitance of 10 pF ( order no. 1200-04 from Alpha Semiconductor of Santa Clara , California).
  • VCO 7c is a 906 MHz, single transistor, Colpitts oscillator that can be phase locked to the crystal controlled reference frequency of 916.7 MHz at the output of tripler 5.
  • the free running frequency ofthe oscillator is determined by a tank circuit consisting of a 10 pF nominal varactor diode (as identified above) and a 1-3 pF variable capacitor, each in parallel with a quarter wave stub.
  • the output power of VCO 7c is nominally -16.5 dBm, measured in- circuit with a 50 ⁇ probe.
  • Phase detector 7b is a four transistor (two 2N3906 and two
  • the phase detector has two balanced inputs and an input to the emitter stage transistor.
  • the 10.7 MHz output of VCO 7a is applied to the emitter stage transistor to cause the two 10.7 Mhz signals to be multiplied together when the sweep input is set at a fixed amplitude.
  • Power amplifier 7d provides about 10 dB of power gain into a 50 ohm load.
  • Filter 7e is a standard pi network with two quarter wave stubs and a 22 pF capacitor, with a measured power output of -3.7 dBm across a 50 ohm shunt load.
  • the information to be transmitted is applied on line 15 to the VCO 7a to cause an FSK modulation ofthe VCO output. More particularly, a 10.7 MHz calibrated nominal output of VCO 7a is pulled by microcontroller 9 to approximately 50 KHz higher or lower than the nominal frequency to effect an FSK modulation. The FSK modulated signal then is applied to phase detector 7b, where it is compared to the 10.7 MHz output ofthe mixer 4 to develop an error voltage to drive the VCO 7c.
  • a sweep signal from the microcontroller 9 is issued to the phase detector to speed the phase lock loop 16 into a frequency lock by varying the bias levels in the high-gain bandwidth transistors used in the phase detector.
  • the sweep signal is controlled by the microcontroller 9 to cause the VCO 7c output to start at the upper limit ofthe phase lock range at approximately 907 MHz, and thereafter be frequency modulated downward from 907 MHz to 905 MHz. Due to the design ofthe phase lock loop 16, the loop quickly falls into lock with the 916.7 Mhz crystal controlled reference frequency of tripler 5. The speed ofthe phase lock is important because no transmission data can be clocked into the transmitter system 7 until a phase lock occurs.
  • the transmission data on line 15 also is applied by way of line 7f as a feedforward compensation input to the VCO 7c, where the feedforward signal is added with the error signal output ofthe phase detector 7b to quickly extend the bandwidth response ofthe phase lock loop.
  • a phase locked loop is ordinarily a closed loop system that depends on the characteristics ofthe loop filter and tramsmit VCO for its transient response.
  • the open loop signal on line 7f is applied in sum with the closed loop output of phase detector 7b to drive the VCO 7c during a phase lock process, the VCO 7c output can be pushed and pulled to its final value more quickly since the loop has a shorter frequency range to span.
  • the combination ofthe open loop and closed loop signals allows the phase lock loop 16 to operate approximately twice as fast as the same loop without feedforwared compensation, and to extend the bandwidth ofthe phase lock loop above 10 MHz.
  • the maximum data rate that can be transmitted is a function of the bandwidth ofthe 906 MHz phase locked loop 16. Without feedforward compensation, the phase locked loop is adequate to transmit data at speeds of up to 200 Kilobits per second. When feedforward compensation is added to the phase locked loop, the bandwidth may be extended above 10 MHz.
  • FIG. 3 illustrates the application of feedforward compensation in more detail.
  • the output of phase detector 7b is applied by way of line 22 to the input of an LC lowpass filter 23 (a pi network of a 33 ⁇ H inductor and two 27 pF capacitors), the output of which is applied to the input of a summing circuit 24 (two 1000 ⁇ resistors feeding a 1000 pF capacitor).
  • the ouput ofthe circuit 24 is applied to the input of a voltage-controlled LC oscillator 26, which is identical to VCO 7c and whose 906 MHz +/- 50 KHz output is applied by way of line 27 to the input of power amplifier 7d.
  • the phase lock loop 16 is comprised of phase detector 7b, the VCO 7c, the power amplifier 7d, filter 7e, PIN T/R switch 2, preamp/filter 3, and mixer 4.
  • the output ofthe filter is supplied by way of line 18a to the phase detector 7b. which compares the 10.7 MHz IF signal on line 18a to the 10.7 MHz output of VCO 7a to generate an error voltage that drives the VCO 7c .
  • the VCO 7c In response to the error voltage, the VCO 7c causes the output of mixer 4 to lock in frequency to the 10.7 MHz output of VCO 7a.
  • the 906 MHz output of VCO 7c is boosted to approximately 0 dBm by the power amplifier 7d, and is filtered by the bandpass filter 7e to remove harmonics and other spurious signals.
  • the output ofthe filter 7e is an FM/FSK modulated signal with a frequency of 906 MHz +/- 50 Khz, which is applied through the PIN switch 2 to the antenna system 1 for transmission.
  • the transmission signal output of filter 7e also is applied by way ofthe PIN switch 2 to the preamp/filter 3, where it is attenuated by approximately 20 dB.
  • the output of the preamp/filter in turn is applied to the mixer 4, which as before described produces a 10.7 MHz IF signal that is the difference between the 916.7 MHz reference signal at the output ofthe tripler 5 and the nominal 906 MHz transmission signal.
  • the IF output ofthe mixer is filtered and applied to the phase detector 7b to close the phase lock loop 16, and to cause the transmission signal to be radiated at 906 MHz +/- 50 KHz.
  • the net effect ofthe phase lock loop is to lock the VCO 7c to a stable local oscillator (VCO 7a) which can be varied by the microcontroller 9 by +/- 50 KHz.
  • the above described transmission mode circuit can support a 906 MHz +/- 50 KHz FM/FSK transmission and exhibit a broadband response that extends from the D.C. level to above 10 MHz.
  • the microcontroller 9 activates the receiver
  • the IC chip 8a deactivates the transmitter system 7 including VCO 7a, phase detector 7b, VCO 7c, power amplifier 7d, and filter 7e.
  • the microcontroller causes the PIN switch 2 to isolate the transmitter system 7 from the antenna system 1 and the preamp/filter 3.
  • the signal When a signal with a nominal frequency of 906 MHz is received by the antenna system, the signal is amplified and filtered by the preamp/filter 3 to remove out-of-band image frequencies. The signal thereafter is applied to the mixer 4 to produce a 10.7 MHz IF frequency, which is the difference between the reference frequency of 916.7 MHz and the 906 MHz transmission signal received from the antenna system.
  • the IF frequency so produced is applied to the receiver IC chip 8a, where it is demodulated to produce an analog baseband signal that is supplied by way of an internal shaping network to line 8b leading to an adaptive threshold circuit 8c.
  • the threshold circuit employs an adaptive threshold technique described as a Neyman-Pearson detector in "Principles of Communications", by R.E. Ziemer and W. H.
  • the microcontroller 9 searches for a threshold value that causes a specified number of false packets per second, the "false alarm rate" threshold. The microcontroller then increases the threshold until the threshold crossing rate drops to a specified level, typically ten spurious packets per second. At this threshold, the transceiver's sensitivity to a desired signal is maximized for a given noise level. As the noise level changes, the microcontroller adapts the threshold to maintain the level of sensitivity.
  • the threshold circuit compares the analog signal on line 8b with a threshold level supplied by microcontroller 9 on line 8d to determine whether a valid transmission signal has been received. If so, line 8e is energized by the threshold circuit, and the receiver IC chip 8a in response thereto issues a signal detect signal on line 19. The microcontroller 9 upon receiving the signal detect signal reads the demodulated transmission signal on line 20.
  • the transceiver system illustrated in Figure 2 avoids excessive power consumption by: (1) sharing the crystal oscillator 6, tripler 5, mixer 4, and preamp/filter 3 with both the transmitter system 7 and the receiver system 8; (2) deactivating the receiver system during a transmission mode, and deactivating the transmitter system during a receive mode operation; (3) using high-gain, broadband, low bias current transistors in the crystal oscillator 6, tripler 5, mixer 4, preamp/filter 3 and power amplifier 7d to reduce power consumption; and (4) using a non-programmable, off-set phase lock loop which locks the output ofthe VCO 7c to the local oscillator VCO 7a output without any need for frequency dividers.
  • the transceiver of Figure 2 further overcomes the problem of data degredation occurring as a result ofthe phase lock loop acting too slowly, by applying a sweep signal to the bias levels in the phase detector transistors to cause the loop to lock more quickly.
  • the transmit VCO oscillator 7c thereby is quickly and efficiently locked to the stable local oscillator 7a, which the microcontroller 9 can vary by +/- 50KHz to cause a transmission to occur at 906MHz +/- 50 KHz.
  • a broadband response from the DC level may be provided.
  • the broadband response may be extended above 10 Mhz. That is, the 906 Mhz VCO 7c will switch between +/- 50 KHz much faster to accommodate high frequency data rates without degredation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Transmitters (AREA)

Abstract

L'invention concerne un émetteur-récepteur FM/FSK (1-8) destiné à une interface de radiocommunication. L'émetteur-récepteur utilise une boucle à phase asservie en décalage (16) qui, pour éviter la dégradation des données, est accélérée par un signal de balayage jusqu'à passer en phase asservie, et qui comporte une précompensation lui permettant de s'adapter à une réponse en bande large allant du courant continu à une fréquence pouvant être supérieure à 10 MHz. Ce dispositif peut être utilisé pour l'échange d'informations entre ordinateurs, ordinateurs et périphériques, et entre périphériques.
EP95939799A 1995-10-23 1995-10-23 Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication Withdrawn EP0857388A4 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1995/014443 WO1997016012A1 (fr) 1995-10-23 1995-10-23 Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication

Publications (2)

Publication Number Publication Date
EP0857388A1 true EP0857388A1 (fr) 1998-08-12
EP0857388A4 EP0857388A4 (fr) 2002-01-02

Family

ID=22250094

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95939799A Withdrawn EP0857388A4 (fr) 1995-10-23 1995-10-23 Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication

Country Status (3)

Country Link
EP (1) EP0857388A4 (fr)
JP (1) JPH11513870A (fr)
WO (1) WO1997016012A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2782867A1 (fr) 1998-08-31 2000-03-03 Canon Europa Nv Dispositif et procede de communication a distance et systemes les utilisant
US7085289B2 (en) 2002-03-29 2006-08-01 International Business Machines Corporation Bandwidth throttle for a wireless device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2717643A1 (fr) * 1994-03-15 1995-09-22 Samsung Electronics Co Ltd Processeur de signaux d'émetteur-récepteur pour appareil numérique de télécommunications sans fil.

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3158810A (en) * 1962-09-28 1964-11-24 Jr Robert R Stone Fsk keying system embodying phase coherence
US4052672A (en) * 1976-07-22 1977-10-04 Motorola, Inc. Extended phase-range, high fidelity modulator arrangement
US4520474A (en) * 1983-12-05 1985-05-28 Motorola, Inc. Duplex communication transceiver with modulation cancellation
US4817192A (en) * 1986-10-31 1989-03-28 Motorola, Inc. Dual-mode AFC circuit for an SSB radio transceiver
US5345473A (en) * 1987-01-22 1994-09-06 Outokumpu Oy Apparatus for providing two-way communication in underground facilities
JP2546347B2 (ja) * 1988-08-15 1996-10-23 日本電気株式会社 無線送受信装置
US5065408A (en) * 1990-04-26 1991-11-12 Motorola, Inc. Fractional-division synthesizer for a voice/data communications systems
US5079526A (en) * 1990-08-29 1992-01-07 Motorola, Inc. Frequency modulated synthesizer using low frequency offset mixed VCO

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2717643A1 (fr) * 1994-03-15 1995-09-22 Samsung Electronics Co Ltd Processeur de signaux d'émetteur-récepteur pour appareil numérique de télécommunications sans fil.

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
HASAN, P.: "Performance analysis of phase-locked loops in the frequency search mode of operation" IEE PROCEEDINGS-G, vol. 138, no. 3, 1 June 1991 (1991-06-01), pages 418-420, XP002180981 New York *
See also references of WO9716012A1 *

Also Published As

Publication number Publication date
JPH11513870A (ja) 1999-11-24
WO1997016012A1 (fr) 1997-05-01
EP0857388A4 (fr) 2002-01-02

Similar Documents

Publication Publication Date Title
EP0731569A2 (fr) Emetteur-récepteur de télécommunication radioélectrique
US7197279B2 (en) Multiprotocol RFID reader
US7395037B2 (en) Control system for controlling an output signal power level of a wireless transmitter
US6584303B1 (en) Method and apparatus for automatically identifying a function module in a modular transceiver system
US6625470B1 (en) Transmitter
US6208843B1 (en) Radio frequency and microwave module for simultaneously transmitting data and audio signal
US7239858B2 (en) Integrated switching device for routing radio frequency signals
CN101282126B (zh) 能够接收不同载波频率的至少两个射频信号的超外差接收机及其实施的方法
JP2009516475A (ja) 設定可能なホモダイン/ヘテロダイン無線受信機及びそれを使用するrfid読取器
US5226058A (en) Spread spectrum data processor clock
US6163568A (en) Broadband, low power FM/FSK transceiver for wireless communications systems
US20050140457A1 (en) Linearized power amplifier modulator in an RFID reader
US6366764B1 (en) Wireless transmitter/receiver utilizing DSSS technology
EP1894308A2 (fr) Système de multiplexage pour systèmes de communication à duplexage par répartition dans le temps
EP0857388A1 (fr) Emetteur-recepteur fm/fsk a large bande et faible puissance pour systemes de radiocommunication
US20040092237A1 (en) Control system for controlling an output signal power level of a wireless transmitter
GB2238193A (en) Band-pass filters controlled in dependence on signal frequency
EP0548885B1 (fr) Transmetteur-récepteur TDMA-TDD
CN114785375A (zh) 一种射频双载波唤醒系统及方法
US4897863A (en) Cordless telephone antenna arrangement
EP0986856A1 (fr) Dispositif de communications
KR20070109349A (ko) 다이렉트 컨버젼 방식의 rfid 시스템
EP1035657B1 (fr) Emetteur
CN116405066B (zh) 供电通讯复用电路及激光雷达
EP0821470A1 (fr) Circuit oscillateur commandé en tension

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19980427

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 20011108

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE FR GB IT NL

17Q First examination report despatched

Effective date: 20020405

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20030614