[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

EP0618561A2 - Anzeigesystem - Google Patents

Anzeigesystem Download PDF

Info

Publication number
EP0618561A2
EP0618561A2 EP94200912A EP94200912A EP0618561A2 EP 0618561 A2 EP0618561 A2 EP 0618561A2 EP 94200912 A EP94200912 A EP 94200912A EP 94200912 A EP94200912 A EP 94200912A EP 0618561 A2 EP0618561 A2 EP 0618561A2
Authority
EP
European Patent Office
Prior art keywords
display device
display
logic
control
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP94200912A
Other languages
English (en)
French (fr)
Other versions
EP0618561B1 (de
EP0618561A3 (de
Inventor
David Sawdon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=8205420&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP0618561(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0618561A2 publication Critical patent/EP0618561A2/de
Publication of EP0618561A3 publication Critical patent/EP0618561A3/de
Application granted granted Critical
Publication of EP0618561B1 publication Critical patent/EP0618561B1/de
Anticipated expiration legal-status Critical
Revoked legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • G09G2370/042—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller for monitor identification

Definitions

  • the present invention is related to a display system in which control data is communicated between a computer system and a display device.
  • the control data includes parameters for specifying the geometry and resolution of an image presented on the display device.
  • a display system comprising a raster-scanned display device such as a Cathode Ray Tube (CRT) display device
  • these parameters are determined by the rates and amplitudes of horizontal and vertical scan signals generated for producing the raster scan by electrical circuits in the display device.
  • the scan signals are synchronised to video signals from a video source such as a computer system by synchronisation (sync) pulses also generated by the video source.
  • Some display devices can only operate in a single display mode in accordance with a single set of parameters. Other display devices can be configured to operate in any one of a number of display modes characterised by different sets of parameters. The latter will hereinafter be referred to as multiple mode display devices.
  • a display device controlled by a computer system it is desirable for the computer system to identify the type of the display device so that appropriate video and sync signals can be generated.
  • Many examples of such computer systems including the IBM PS 2 range, comprise a video graphics adapter (VGA adapter) having an output port for connecting video and sync signals to a display device.
  • the VGA adapter also has logic responsive to the manner in which identification pins in the output port are terminated when connected to the display device. The logic identifies the type of display device connected to the VGA adapter from these terminations.
  • UK Patent No 2,162,026 describes an example of a display system employing a multiple-mode display device receiving video and sync signals from a computer system display adapter.
  • the display device can operate in any one of four display modes.
  • the computer system can be instructed to provide sync pulses of either positive or negative polarities. Each polarity combination indicates a different display mode.
  • the display device includes decoding logic for configuring the display device to operate in a particular display mode in response to predetermined sync pulse polarities.
  • the display systems of the prior art have the disadvantage that the display interfaces of the prior art can identify, and therefore generate appropriate control signals for, only a limited number of different display devices. This limitation arises because the number of pins available for display device identification and control is limited by the physical form of the output port.
  • a display device for connection to a display adaptor circuit of a computer system, the display device comprising: means for generating a visual output in response to a plurality of data signals generated by the display adaptor circuit; characterised in that the display device comprises: a memory to store control data in the form of a plurality of control codes identifying the display device; and device logic means responsive to a command signal from the display adaptor circuit to read control codes from the memory for transfer to the display adaptor circuit.
  • the display system programming does not require updating every time a different display device is connected to the output port. Instead, the display adapter can now read the new timing requirements from the memory of the new display device for the purpose of generating video and sync signals for correctly driving the new display device.
  • the display device comprises serial data link means for communicating the control code between the display device and the adapter circuit.
  • the display adapter circuit can use the serial link to configure the display device to operate in a desired display mode.
  • Figure 1 illustrates an example of a computer system incorporating a display system having a CRT display device 88.
  • the computer system includes a central processing unit (CPU) 80 for executing programmed instructions.
  • a bus architecture 86 provides a data communication path between the CPU 80 and other components of the display system.
  • a read only memory (ROS) 81 provides secure storage of data.
  • a random access memory 82 provides temporary data storage.
  • Data communication with a host computer system 93 is provided by a communication adapter 85.
  • An I/O adapter 84 enables data to pass between the bus architecture 86 and a peripheral device such as a disk file 83.
  • a user can operate the computer system using a keyboard 91 which is connected to the bus architecture 86 by a keyboard adapter 90.
  • the CRT display device 88 provides a visual output from the display system.
  • a display adapter 92 generates video and sync signals at an output port 94 for enabling the display device 88 to generate the visual output.
  • the display device 88 comprises a Non-Volatile Memory (NVM) 9 for storing display information in the form of digital codes.
  • NVM Non-Volatile Memory
  • the display information is communicated between the display device 88 and the display adapter 92 along a serial link 3 which is controlled by Communication logic 95.
  • the serial link 3 is separate from the lines carrying the video and sync signals from the display adapter 92 to the display device.
  • the communication logic 95 is divided into adapter logic 96 and device logic 97. In operation, the adapter logic 96 initiates commands for both reading and writing data to the NVM 9 and the device logic 97 responds accordingly.
  • the adapter logic 96 comprises a device driver 1 for generating a command code 21 in response to a program instruction.
  • a first serialiser 2 translates the command code 21 into a command bit stream 22 for a first line driver 4 to communicate to the device logic 97 along the serial link 3.
  • the device logic 97 comprises a second receiver 5 for detecting the command bit stream 22.
  • a second deserialiser 6 translates the command bit stream 22 back into the command code 21.
  • a command decoder 7 decodes the command code 21 into an NVM address 8. Address space in the NVM 9 is divided into a personality NVM 10 and a program NVM 11.
  • the personality NVM 10 contains identification codes for providing the display system with a specification of the display device 88 connected to the display adapter 92. Each identification code is stored in a different address location.
  • the identification codes include coded timing parameters for enabling the display adapter 92 to generate appropriate video and sync signals. Specifically, the timing parameters include sync pulse widths, active video periods, and blanking intervals.
  • the identification codes also include a coded transfer parameter for indicating the maximum rate at which the device logic 97 can read or write data to the serial link 3. By reading the transfer parameter before issuing any further commands, the adapter logic 96 can ensure that data is subsequently transferred between the display device 88 and the display adapter 92 at a rate which is compatible with both the adapter logic 96 and the device logic 97.
  • Each timing parameter is stored in the form of a sixteen bit identification code. Fifteen bits of the code specify the value of the timing parameter and the sixteenth bit specifies the polarity. It will be appreciated that less critical timing parameters may be stored in the form of eight bit codes or less.
  • the personality NVM stores several sets of timing parameters corresponding to different display modes of the display device.
  • the program NVM 11 stores control codes for instructing a display input/output (I/O) circuit 12 to adjust drive signals generated by drive circuitry 13 in the display device. Examples of such drive signals directly affect the height, width, and brightness of the visual output from the display device 88. Each control code is stored in a different address location. By instructing the display I/O circuit 12 with appropriate control codes, the visual output of the display device 88 can be switched between different display modes under the control of a computer program.
  • the program NVM 11 also stores control codes for instructing the display I/O circuit 12 to generate sample codes representative of drive signal magnitudes at predetermined nodes of the drive circuitry 13. It will be appreciated that such control codes may be used to automate diagnostic methods for testing the operation of the display device 88 after manufacture or repair.
  • the device logic 97 When the adapter logic 96 issues a read command, the device logic 97 responds by placing an appropriate response code 23 on the serial link 3.
  • the response code 23 may either be an identification code 20 from the personality NVM or a sampled data code 19 from the display I/O circuit 12 depending on the nature of the read command.
  • the device logic 97 comprises parity logic 14 for adding a parity bit to the response code 23.
  • a second serialiser 15 translates the response code 23 into a response bit stream 24.
  • the response bit stream 24 is placed on the serial link 3 by a second line driver 16.
  • a first receiver 17 detects the response bit stream 24 on the serial link 3.
  • a first deserialiser 18 translates the detected response bit stream 24 back into the response code 23 which is decoded by the device driver 1.
  • the first serialiser and the first deserialiser of the adapter logic can be combined in a single integrated circuit module, and a similar module can be used to implement the second serialiser and the second deserialiser.
  • the first line driver and the first receiver can also be incorporated in a single integrated module, and a similar driver/receiver module can be used to implement the second line driver and the second receiver.
  • the adapter logic 96 can be configured to receive a response from the device logic 97 in either a "Handshaking" mode or a "Data-streaming” mode.
  • the device logic 97 waits for the adaptor logic to place an acknowledgement code on the serial link 3 before sending the next byte of the response.
  • the device logic 97 waits for the adapter logic 96 to acknowledge receiving a block of bytes of the response before sending the next block.
  • display information is communicated between the display adapter 92 and the display device 88 by communication logic 95 comprising a serial link 3 which is separate from the lines carrying the video and sync signal from the display adapter 92 to the display device. It will be appreciated however that other communication links and coding methods may be used. Furthermore, the example of the present invention includes a raster-scanned display device. It will be appreciated that the present invention is equally applicable to other display devices such a Liquid Crystal Display devices or vector-scanned display devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Digital Computer Display Output (AREA)
EP94200912A 1990-05-14 1990-05-14 Anzeigesystem Revoked EP0618561B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19900305158 EP0456923B1 (de) 1990-05-14 1990-05-14 Anzeigesystem

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
EP90305158.9 Division 1990-05-14

Publications (3)

Publication Number Publication Date
EP0618561A2 true EP0618561A2 (de) 1994-10-05
EP0618561A3 EP0618561A3 (de) 1994-11-02
EP0618561B1 EP0618561B1 (de) 1996-03-06

Family

ID=8205420

Family Applications (2)

Application Number Title Priority Date Filing Date
EP19900305158 Revoked EP0456923B1 (de) 1990-05-14 1990-05-14 Anzeigesystem
EP94200912A Revoked EP0618561B1 (de) 1990-05-14 1990-05-14 Anzeigesystem

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP19900305158 Revoked EP0456923B1 (de) 1990-05-14 1990-05-14 Anzeigesystem

Country Status (4)

Country Link
EP (2) EP0456923B1 (de)
JP (2) JP2635837B2 (de)
DE (2) DE69025776T2 (de)
ES (1) ES2084525T3 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0624272B1 (de) * 1992-01-31 1995-10-25 Siemens Nixdorf Informationssysteme Aktiengesellschaft Elektrische funktionseinheit mit in energiesparzustände schaltbarem röhrenbildschirmgerät
JP2935307B2 (ja) 1992-02-20 1999-08-16 株式会社日立製作所 ディスプレイ
US5262759A (en) 1992-07-27 1993-11-16 Cordata Incorporated Removable computer display interface
DE69320123T2 (de) * 1992-09-07 1999-01-07 Kabushiki Kaisha Toshiba, Kawasaki, Kanagawa Fernsehsignalverarbeitungsschaltung
DE69332571T2 (de) * 1992-09-29 2003-07-10 Eizo Nanao Corp., Matto Kathodenstrahlröhrenanzeigegerät und Verfahren zur Steuerung seiner Stromversorgung
JP3334211B2 (ja) 1993-02-10 2002-10-15 株式会社日立製作所 ディスプレイ
DE4404104C2 (de) * 1993-02-10 2003-05-15 Hitachi Ltd Anzeigeeinheit
JPH06259050A (ja) * 1993-02-16 1994-09-16 Internatl Business Mach Corp <Ibm> ビデオ・モニタ、ビデオ・アダプタ及びこれらの間の動的通信リンク生成方法並びにシステム
JPH07160213A (ja) * 1993-12-08 1995-06-23 Canon Inc 画像表示システム
GB2286322A (en) * 1994-01-29 1995-08-09 Ibm Computer display system
GB2291770A (en) * 1994-07-23 1996-01-31 Ibm Display apparatus with data communication channel to control monitor settings
GB2294135A (en) * 1994-10-14 1996-04-17 Ibm Apparatus for adding display data channel to existing display
US5880702A (en) * 1994-10-20 1999-03-09 Canon Kabushiki Kaisha Display control apparatus and method
US6188378B1 (en) 1995-06-02 2001-02-13 Canon Kabushiki Kaisha Display apparatus, display system, and display control method for display system
US6140985A (en) * 1995-06-05 2000-10-31 Canon Kabushiki Kaisha Image display apparatus
US5742273A (en) * 1996-02-16 1998-04-21 International Business Machines Corp. Video monitor/adapter interconnect extension architecture
KR100196691B1 (en) * 1996-06-18 1999-06-15 Lg Electronics Inc Monitor communicated with PC
KR100239119B1 (ko) 1996-11-29 2000-01-15 구자홍 피씨와 통신하는 모니터
WO1999026131A1 (fr) 1997-11-13 1999-05-27 Hitachi, Ltd. Afficheur
JP3304895B2 (ja) 1998-10-08 2002-07-22 日本電気株式会社 補助記録装置の接続方法およびその装置
JP2000347637A (ja) * 1999-06-03 2000-12-15 Matsushita Electric Ind Co Ltd ディスプレイ装置、及びコンピュータ、並びにコンピュータシステム
KR100327369B1 (ko) * 1999-07-31 2002-03-06 구자홍 컴퓨터 시스템의 영상정보 인터페이스 장치 및 방법
KR100782965B1 (ko) * 2002-02-19 2007-12-07 가부시끼가이샤 도시바 데이터 표시 시스템, 데이터 중계 장치, 데이터 중계 방법,데이터 시스템, 및 싱크 장치
EP2254038B1 (de) * 2002-02-19 2015-04-29 Kabushiki Kaisha Toshiba Datenwiedergabevorrichtung und -verfahren, Datensystem, Denkevorrichtung und Datenleseverfahren mit Übertragung von Anzeigeattributen eines Anzeigeterminals zu einer Quellenvorrichtung
JP4551729B2 (ja) 2004-09-30 2010-09-29 株式会社東芝 冷却装置および冷却装置を有する電子機器
JP2008276067A (ja) 2007-05-02 2008-11-13 Canon Inc 映像表示装置及びその制御方法
JP2010107989A (ja) * 2009-11-27 2010-05-13 Sharp Corp ディスプレイシステム
JP2015079078A (ja) 2013-10-16 2015-04-23 セイコーエプソン株式会社 表示制御装置及び方法、半導体集積回路装置、並びに、表示装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0170816A2 (de) * 1984-07-16 1986-02-12 International Business Machines Corporation Digitales Anzeigesystem mit einer nach dem Rasterverfahren arbeitenden Anzeigeröhre

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61290529A (ja) * 1985-06-19 1986-12-20 Fujitsu Ltd 表示制御装置
JPH0227190U (de) * 1988-03-14 1990-02-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0170816A2 (de) * 1984-07-16 1986-02-12 International Business Machines Corporation Digitales Anzeigesystem mit einer nach dem Rasterverfahren arbeitenden Anzeigeröhre

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NTIS TECH NOTES, April 1988, SPRINGFIELD, VA US page 246 'Interface for Color-Video Monitor' *

Also Published As

Publication number Publication date
JP2815339B2 (ja) 1998-10-27
DE69025776D1 (de) 1996-04-11
EP0618561B1 (de) 1996-03-06
EP0456923A1 (de) 1991-11-21
EP0618561A3 (de) 1994-11-02
EP0456923B1 (de) 1994-10-26
JP2635837B2 (ja) 1997-07-30
JPH07302068A (ja) 1995-11-14
DE69025776T2 (de) 1996-09-26
DE69013674D1 (de) 1994-12-01
DE69013674T2 (de) 1995-05-04
ES2084525T3 (es) 1996-05-01
JPH09128182A (ja) 1997-05-16

Similar Documents

Publication Publication Date Title
EP0618561B1 (de) Anzeigesystem
US5276458A (en) Display system
EP0149746A2 (de) Schnittstelle für Anzeigesystem
US20040163081A1 (en) Self updating a firmware device
EP2023332B1 (de) Anzeigevorrichtung und Verfahren zu ihrer Ansteuerung
US20010030649A1 (en) Method for displaying image, image display system, host system, image display apparatus, and interface for display
US10056058B2 (en) Driver and operation method thereof
US5802327A (en) Device for SCSI expansion
US4642789A (en) Video memory controller
US7999801B1 (en) System and method of detecting rotated displays
WO2017134522A2 (en) Display system for an array of video displays
US6661411B1 (en) Device and method for repeatedly updating the function of a monitor
US6057860A (en) Synchronous serial display monitor control and communications bus interface
US6825845B2 (en) Virtual frame buffer control system
US20060092152A1 (en) Display apparatus and control method thereof
CN112447230A (zh) 显示装置、电子系统以及控制方法
KR100744077B1 (ko) ＤＣＣ(Ｄｉｓｐｌａｙ Ｄａｔａ Ｃｈａｎｎｅｌ) 통신모듈
US20070024607A1 (en) Monitor and extended display identification data (EDID) access method thereof
US6131051A (en) Interface between a base module and a detachable faceplate in an in-dash automotive accessory
US6807629B1 (en) Apparatus and method for accessing POST 80h codes via a computer port
US5742273A (en) Video monitor/adapter interconnect extension architecture
EP0612053A1 (de) Videosubsystem für ein Rechnersystem
US6121949A (en) Method and apparatus for automatically maintaining a predetermined image quality in a display system
US6697058B2 (en) Device and method for repeatedly updating the function of a LCD monitor
US5410679A (en) Method and apparatus for concurrently supporting multiple levels of keyboard display terminal functionality on a single physical input/output controller interface in an information handling system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

17P Request for examination filed

Effective date: 19940405

AC Divisional application: reference to earlier application

Ref document number: 456923

Country of ref document: EP

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): CH DE ES FR GB IT LI NL SE

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): CH DE ES FR GB IT LI NL SE

17Q First examination report despatched

Effective date: 19950524

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 456923

Country of ref document: EP

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): CH DE ES FR GB IT LI NL SE

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: CARL O. BARTH C/O IBM CORPORATION ZURICH INTELLECT

REF Corresponds to:

Ref document number: 69025776

Country of ref document: DE

Date of ref document: 19960411

ITF It: translation for a ep patent filed
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2084525

Country of ref document: ES

Kind code of ref document: T3

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 19960530

Year of fee payment: 7

ET Fr: translation filed
PLBQ Unpublished change to opponent data

Free format text: ORIGINAL CODE: EPIDOS OPPO

PLBI Opposition filed

Free format text: ORIGINAL CODE: 0009260

26 Opposition filed

Opponent name: NANAO CORPORATION

Effective date: 19961128

NLR1 Nl: opposition has been filed with the epo

Opponent name: NANAO CORPORATION

PLBF Reply of patent proprietor to notice(s) of opposition

Free format text: ORIGINAL CODE: EPIDOS OBSO

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19970422

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19970512

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970516

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19970521

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19970529

Year of fee payment: 8

PLBF Reply of patent proprietor to notice(s) of opposition

Free format text: ORIGINAL CODE: EPIDOS OBSO

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19970819

Year of fee payment: 8

PLBF Reply of patent proprietor to notice(s) of opposition

Free format text: ORIGINAL CODE: EPIDOS OBSO

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19980420

Year of fee payment: 9

RDAH Patent revoked

Free format text: ORIGINAL CODE: EPIDOS REVO

RDAG Patent revoked

Free format text: ORIGINAL CODE: 0009271

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: PATENT REVOKED

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

27W Patent revoked

Effective date: 19980717

GBPR Gb: patent revoked under art. 102 of the ep convention designating the uk as contracting state

Free format text: 980717

NLR2 Nl: decision of opposition
NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 19981201