DE3422495A1 - Verfahren zum herstellen mehrerer mosfets auf einem substrat - Google Patents
Verfahren zum herstellen mehrerer mosfets auf einem substratInfo
- Publication number
- DE3422495A1 DE3422495A1 DE19843422495 DE3422495A DE3422495A1 DE 3422495 A1 DE3422495 A1 DE 3422495A1 DE 19843422495 DE19843422495 DE 19843422495 DE 3422495 A DE3422495 A DE 3422495A DE 3422495 A1 DE3422495 A1 DE 3422495A1
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- field oxide
- silicon
- mosfets
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76294—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using selective deposition of single crystal silicon, i.e. SEG techniques
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US50680483A | 1983-06-22 | 1983-06-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3422495A1 true DE3422495A1 (de) | 1985-01-10 |
Family
ID=24016078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19843422495 Withdrawn DE3422495A1 (de) | 1983-06-22 | 1984-06-16 | Verfahren zum herstellen mehrerer mosfets auf einem substrat |
Country Status (5)
Country | Link |
---|---|
DE (1) | DE3422495A1 (fr) |
FR (1) | FR2549294A1 (fr) |
GB (1) | GB2142185A (fr) |
IT (1) | IT1174192B (fr) |
SE (1) | SE8403302L (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4942449A (en) * | 1988-03-28 | 1990-07-17 | General Electric Company | Fabrication method and structure for field isolation in field effect transistors on integrated circuit chips |
KR890017771A (ko) * | 1988-05-20 | 1989-12-18 | 강진구 | 반도체장치 제조방법 |
US5158907A (en) * | 1990-08-02 | 1992-10-27 | At&T Bell Laboratories | Method for making semiconductor devices with low dislocation defects |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2059116C3 (de) * | 1970-12-01 | 1974-11-21 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zur Herstellung eines Halbleiterbauelementes |
US3861968A (en) * | 1972-06-19 | 1975-01-21 | Ibm | Method of fabricating integrated circuit device structure with complementary elements utilizing selective thermal oxidation and selective epitaxial deposition |
US4536842A (en) * | 1982-03-31 | 1985-08-20 | Tokyo Shibaura Denki Kabushiki Kaisha | System for measuring interfloor traffic for group control of elevator cars |
-
1984
- 1984-06-12 GB GB08414923A patent/GB2142185A/en not_active Withdrawn
- 1984-06-13 IT IT8421384A patent/IT1174192B/it active
- 1984-06-16 DE DE19843422495 patent/DE3422495A1/de not_active Withdrawn
- 1984-06-20 SE SE8403302A patent/SE8403302L/ not_active Application Discontinuation
- 1984-06-21 FR FR8409771A patent/FR2549294A1/fr not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
FR2549294A1 (fr) | 1985-01-18 |
IT8421384A0 (it) | 1984-06-13 |
GB2142185A (en) | 1985-01-09 |
SE8403302D0 (sv) | 1984-06-20 |
IT8421384A1 (it) | 1985-12-13 |
SE8403302L (sv) | 1984-12-23 |
GB8414923D0 (en) | 1984-07-18 |
IT1174192B (it) | 1987-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69730625T2 (de) | Feldeffekttransistor und Verfahren zu dessen Herstellung | |
DE69728259T2 (de) | Siliciumkarbid-cmos und herstellungsverfahren | |
DE69615458T2 (de) | Dünnfilmtransistor über einem isolierten Halbleitersubstrat und Verfahren zur Herstellung | |
DE102009010174B4 (de) | Verfahren zur Herstellung eines Halbleiterbauelements und Halbleiterbauelement | |
DE3110477C2 (fr) | ||
DE68926261T2 (de) | Symmetrische sperrende Hochdurchbruchspannungshalbleiteranordnung und Verfahren zur Herstellung | |
DE2455730B2 (de) | Feldeffekt-Transistor | |
DE19649686A1 (de) | Struktur und Herstellungsverfahren eines Hochspannungs-Metalloxid-Silizium-Feldeffekttransistors (MOSFET) | |
DE2502235A1 (de) | Ladungskopplungs-halbleiteranordnung | |
DE2734694A1 (de) | Isolierschicht-feldeffekttransistor mit kleiner kanallaenge und verfahren zu seiner herstellung | |
EP0293641B1 (fr) | Procédé de fabrication à un transistor bipolaire entièrement auto-aligné | |
DE102011003843A1 (de) | SiC-Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE102015101692B4 (de) | Verfahren zum erzeugen eines grabens unter verwendung von epitaktischem lateralem überwachsen und tiefe vertikale grabenstruktur | |
DE4300986C2 (de) | Halbleitervorrichtung zur Elementisolierung und Herstellungsverfahren derselben | |
DE102012217073A1 (de) | Vertikales mikroelektronisches Bauelement und entsprechendes Herstellungsverfahren | |
DE69938381T2 (de) | Herstellung einer LDD Struktur für eine Schutzschaltung gegen elektrostatische Entladungen (ESD) | |
DE3242736A1 (de) | Verfahren zum herstellen feldgesteuerter elemente mit in vertikalen kanaelen versenkten gittern, einschliesslich feldeffekt-transistoren und feldgesteuerten thyristoren | |
DE2441432B2 (de) | Verfahren zur Herstellung eines VMOS-Transistors | |
DE3530773A1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung | |
DE69921172T2 (de) | Grabenisolation für bauelemente mit selektiver dotierung | |
DE2420239A1 (de) | Verfahren zur herstellung doppelt diffundierter lateraler transistoren | |
DE10229003B4 (de) | Ein Verfahren zur Herstellung eines SOI-Feldeffekttransistorelements mit einem Rekombinationsgebiet | |
EP1497855B1 (fr) | Procede de production d'une ou plusieurs couches monocristallines dotee chacune d'une structure reticulaire differente dans un plan d'une suite de couches | |
DE3625742C2 (de) | Integrierte CMOS-Schaltung | |
DE69509698T2 (de) | Verfahren zur Herstellung eines Feldeffekttransistors mit isoliertem Gate und kurzem Kanal, und entsprechender Transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8130 | Withdrawal |