CN110610984B - Synaptic transistor and preparation method thereof - Google Patents
Synaptic transistor and preparation method thereof Download PDFInfo
- Publication number
- CN110610984B CN110610984B CN201910899940.1A CN201910899940A CN110610984B CN 110610984 B CN110610984 B CN 110610984B CN 201910899940 A CN201910899940 A CN 201910899940A CN 110610984 B CN110610984 B CN 110610984B
- Authority
- CN
- China
- Prior art keywords
- amorphous carbon
- carbon film
- channel
- synaptic
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000000946 synaptic effect Effects 0.000 title claims abstract description 32
- 238000002360 preparation method Methods 0.000 title claims abstract description 15
- 229910003481 amorphous carbon Inorganic materials 0.000 claims abstract description 42
- 239000000463 material Substances 0.000 claims abstract description 37
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 238000000034 method Methods 0.000 claims abstract description 15
- 239000007784 solid electrolyte Substances 0.000 claims abstract description 11
- 150000002500 ions Chemical class 0.000 claims abstract description 7
- 238000000151 deposition Methods 0.000 claims description 9
- 230000008569 process Effects 0.000 claims description 9
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 6
- 229910052739 hydrogen Inorganic materials 0.000 claims description 6
- 239000001257 hydrogen Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 claims description 6
- 229920003171 Poly (ethylene oxide) Polymers 0.000 claims description 5
- MHCFAGZWMAWTNR-UHFFFAOYSA-M lithium perchlorate Chemical compound [Li+].[O-]Cl(=O)(=O)=O MHCFAGZWMAWTNR-UHFFFAOYSA-M 0.000 claims description 5
- 229910001486 lithium perchlorate Inorganic materials 0.000 claims description 5
- CSNNHWWHGAXBCP-UHFFFAOYSA-L Magnesium sulfate Chemical compound [Mg+2].[O-][S+2]([O-])([O-])[O-] CSNNHWWHGAXBCP-UHFFFAOYSA-L 0.000 claims description 4
- 230000008021 deposition Effects 0.000 claims description 4
- 150000003839 salts Chemical class 0.000 claims description 4
- 229920000642 polymer Polymers 0.000 claims description 3
- 239000004372 Polyvinyl alcohol Substances 0.000 claims description 2
- 229910052943 magnesium sulfate Inorganic materials 0.000 claims description 2
- 235000019341 magnesium sulphate Nutrition 0.000 claims description 2
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 2
- 238000001259 photo etching Methods 0.000 claims description 2
- 229920002451 polyvinyl alcohol Polymers 0.000 claims description 2
- BAZAXWOYCMUHIX-UHFFFAOYSA-M sodium perchlorate Chemical compound [Na+].[O-]Cl(=O)(=O)=O BAZAXWOYCMUHIX-UHFFFAOYSA-M 0.000 claims description 2
- 229910001488 sodium perchlorate Inorganic materials 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 claims 3
- 210000000225 synapse Anatomy 0.000 abstract description 17
- 230000010354 integration Effects 0.000 abstract description 6
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 239000010408 film Substances 0.000 description 38
- 230000003956 synaptic plasticity Effects 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 4
- 239000003792 electrolyte Substances 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000033228 biological regulation Effects 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 210000002569 neuron Anatomy 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 238000013528 artificial neural network Methods 0.000 description 2
- 210000004556 brain Anatomy 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 125000004432 carbon atom Chemical group C* 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000001242 postsynaptic effect Effects 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000002194 amorphous carbon material Substances 0.000 description 1
- 125000003118 aryl group Chemical class 0.000 description 1
- 230000002902 bimodal effect Effects 0.000 description 1
- 150000001721 carbon Chemical group 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000008151 electrolyte solution Substances 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000002608 ionic liquid Substances 0.000 description 1
- 238000011031 large-scale manufacturing process Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052752 metalloid Inorganic materials 0.000 description 1
- 150000002738 metalloids Chemical class 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 210000005036 nerve Anatomy 0.000 description 1
- 230000001537 neural effect Effects 0.000 description 1
- 239000002858 neurotransmitter agent Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000003518 presynaptic effect Effects 0.000 description 1
- 210000005215 presynaptic neuron Anatomy 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000001179 sorption measurement Methods 0.000 description 1
- 230000000638 stimulation Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000003977 synaptic function Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000000233 ultraviolet lithography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1602—Diamond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1604—Amorphous materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
The invention provides a synaptic transistor and a preparation method thereof, wherein the synaptic transistor comprises an insulating substrate, and a channel material, a source electrode, a gate electrode and a drain electrode which are positioned on the substrate to form a planar three-terminal structure, wherein the channel material is an amorphous carbon film, and a solid electrolyte is covered on a channel region and a part of a gate electrode region, and comprises an organic carrier insulated from electrons and movable ions. The synapse transistor has the advantages of high stability, low power consumption and the like, and is beneficial to realizing the application of neuromorphic devices. In addition, the amorphous carbon film is directly prepared on the substrate to form the channel, so that the preparation difficulty is reduced, the preparation process is simplified, the large-scale integration of the synapse transistor can be realized, and the method has good application value.
Description
Technical Field
The invention relates to the field of semiconductor devices, in particular to a synaptic transistor and a preparation method thereof.
Background
In the big data era, computers with traditional von neumann architectures are difficult to process increasing data information, and how to improve the efficiency of storage and operation becomes a difficult problem which people have to solve. The human brain has the advantages of extremely high operation efficiency, low operation power consumption and complex processing process, and meanwhile, the completion of the learning and memory functions of the brain and the inseparability of synapses are found in physiological research. Therefore, the development of a novel electronic device with a neurosynaptic function is of great significance for realizing the neuromorphic calculation and meeting the information processing requirement.
Synapses in an organism are key to the exchange of information between two adjacent neuronal cells (pre-synaptic and post-synaptic neurons), which are transmitted to each other by the transmission of neurotransmitters from the pre-synaptic neurons to the post-synaptic neurons. In recent years, attention has been paid to a two-terminal type artificial synapse device represented by a memristor, which can implement partial functions of synapses of an organism, such as short-range synaptic plasticity (STP), long-range synaptic plasticity (LTP), and the like, and further implement neural network computation. However, recent studies have shown that in view of its intrinsic nonlinear transition characteristics, it is difficult for memristors to achieve both rich synaptic plasticity simulation and good linearity and symmetry. Meanwhile, in the learning process of the neural synapse, information transmission and learning occur simultaneously, but the two-end structure of the memristor severely limits simultaneous information transmission and synapse learning. Therefore, there is an increasing interest in exploring new neuromorphic devices based on new principles, new materials, and new structures.
Different from a two-terminal memristor, in a three-terminal type synaptic transistor comprising a channel material, a source electrode, a gate electrode and a drain electrode, information can be transmitted through a channel between the source and the drain, feedback information can adjust synaptic weights through the gate, namely, the information transmission and synaptic learning are separated, so that the information transmission and the synaptic learning can be carried out simultaneously, and the three-terminal type synaptic transistor has the advantages of good reversibility, low power consumption, near-linear analog switching and the like. The choice of channel material in a three-terminal synaptic transistor is closely related to the performance of the synaptic device. In previous related studies, the choice of channel materials mainly included oxide materials, two-dimensional semiconductor materials, and organic materials. The resistance regulation of the oxide material mainly occurs on the surface of the channel, so that the thickness of the channel material needs to be thinner to realize effective resistance regulation, and higher requirements are provided for the material growth process. Meanwhile, the commonly used electrolyte is ionic liquid, which is not favorable for the stability and subsequent integration of devices.
The two-dimensional semiconductor material is mainly prepared by mechanical stripping at present, the preparation process is complex and poor in controllability, large-scale integration application is not facilitated, the prepared two-dimensional semiconductor material needs to be transferred to the surface of a substrate, the process steps are increased, impurities are easily introduced in the transfer process, the structure of the semiconductor material is easily changed, and large-scale integration difficulty is increased.
The physical and chemical properties of the organic channel material are unstable and incompatible with existing semiconductor processes.
Therefore, exploring new material-based three-terminal synaptic transistors that are highly stable and easy to integrate on a large scale is one of the important technical challenges in the field of electronic device technology.
Disclosure of Invention
In view of the above technical situation, the present invention is directed to a three-terminal type synaptic transistor, which has stable performance and is easy to be mass-produced.
In order to achieve the technical purpose, the amorphous carbon film is adopted as a channel material of the three-terminal type synapse transistor.
The amorphous carbon film is a metastable amorphous carbon material and mainly consists of diamond phase (sp) 3 C bond) and graphitic phase (sp) 2 C bond). Amorphous carbon films can be classified into the following categories according to the bonding mode (C-H, C-C, C = C) of carbon atoms in the film and the ratio of the bonding mode: (1) Sp in thin film 2 A graphite-like amorphous carbon film (Glc) having a high C bond content; (2) A graphite-like amorphous carbon film (Glc: H) containing hydrogen in the thin film; (3) Mainly containing sp 3 Bonded carbon atom (sp) 3 A tetrahedral amorphous carbon film (Tac) having more than 60% bonded carbon atoms; and (4) a tetrahedral amorphous carbon film (Tac: H) containing hydrogen in the film.
Sp in amorphous carbon film 2 C has the characteristic of forming a stable delocalized pi-bond ring structure, so that very small sp is easily formed in the form of an aromatic ring 2 The C plane clusters, therefore, the amorphous carbon film structure can be seen as graphite-like sp 2 Distribution of C clusters in three-dimensional sp 3 C in a matrix. Wherein sp 2 C determines the band gap and optical properties of the film, sp 3 C determines the mechanical properties of the film. The amorphous carbon film has excellent reversible electric resistance performance due to cluster structure, and sp is changed 2 The size and content of the C cluster can regulate the electrical and optical properties of the amorphous carbon film. Meanwhile, the amorphous film is used as an amorphous semiconductor material, the electrical property of the amorphous film is between that of a metalloid and an insulator, and the resistivity of the amorphous film can be 10 2 ～10 6 Dielectric strength of 10 within omega cm 5 ～10 7 V/cm and a dielectric constant of 5-11.
And the preparation process of the amorphous carbon film is simple and controllable, the cost is low, the equipment is simple, and a film with a large area is easy to obtain. For example, the amorphous carbon film can be deposited directly on the substrate surface by a deposition method.
Namely, the technical scheme adopted by the invention is as follows: a synaptic transistor comprises an insulating substrate, and a channel material, a source electrode, a gate electrode and a drain electrode which are arranged on the substrate, wherein a plane three-terminal type synaptic transistor is formed, a channel region and a part of a gate electrode region are covered by a solid electrolyte, and the solid electrolyte contains an organic carrier insulated from electrons and movable ions; the method is characterized in that: the channel material is an amorphous carbon film.
The substrate is an insulating material, including but not limited to silicon, silicon dioxide, and the like. Preferably, the substrate is a silicon substrate having a silicon dioxide layer on a surface thereof.
The amorphous carbon film includes, but is not limited to, a graphite-like amorphous carbon film (Glc), a graphite-like amorphous carbon film containing hydrogen (Glc: H), a tetrahedral amorphous carbon film (Tac), and a tetrahedral amorphous carbon film containing hydrogen (Tac: H).
The planar three-terminal structure means that the source electrode, the drain electrode and the gate electrode are positioned on the same side of the substrate.
Preferably, the amorphous carbon film has a thickness of 5nm to 50nm.
The materials of the source electrode, the drain electrode and the gate electrode are not limited, and various metal material combinations can be adopted, such as Pt/Ti, au/Cr and the like. Wherein the thickness of the upper layer metal is 20nm-100nm, and the thickness of the lower layer metal is 5nm-20nm.
In one embodiment, the solid electrolyte comprises an organic carrier and a metal salt. The organic carrier is preferably an organic high molecular polymer such as polyvinyl alcohol, polyethylene oxide, or the like. The metal salts include, but are not limited to, lithium perchlorate, sodium perchlorate, magnesium sulfate, and the like.
As an implementation manner, the source and drain electrodes are respectively located at two ends of the channel material and form ohmic contact with the channel material.
The invention also provides a method for preparing the synapse transistor, which is characterized in that: the method comprises the steps of directly preparing an amorphous carbon film on a substrate and forming a channel.
As one implementation, the steps of preparing a channel on a substrate are as follows:
(1) Photoetching and defining a channel pattern on a substrate;
(2) And depositing an amorphous carbon film, removing the photoresist, and stripping to obtain the channel.
In the step (2), the deposition method is not limited, and includes Filtered Cathode Vacuum Arc (FCVA) deposition, or magnetron sputtering deposition.
Compared with the prior art, the invention has the following beneficial effects:
(1) The invention adopts the amorphous carbon film as the channel material. The amorphous carbon film is a carbon-based material, and has high dielectric constant, high stability and high metal ion diffusivity. Therefore, the synaptic transistor has the advantages of high stability and the like.
(2) The amorphous carbon film has simple preparation process, low cost and easy large-scale production. The invention adopts the amorphous carbon film directly prepared on the substrate to form the channel, thereby greatly reducing the preparation difficulty, simplifying the preparation process, being capable of large-scale preparation, being compatible with the traditional CMOS process, realizing large-scale integration of the synaptic transistor and having good application value.
(3) In the synapse transistor structure, the change of the resistance value of a channel material is read by applying fixed voltage to a source electrode and a drain electrode, and the reversible ion regulation and control are carried out on the channel material by applying pulse voltage to a grid electrode to drive ions. Synapse transistor of the inventionThe device shows short-range synaptic plasticity, long-range synaptic plasticity, bimodal pulse dissimilarity and other phenomena of biological synapse mainly by utilizing an adsorption and embedding mechanism of ions, and the synaptic plasticity of the device can change from short range to long range along with the adjustment of a grid signal, so that various nerve synapse functions can be realized. Meanwhile, the resistance value of the amorphous carbon film of the channel material can reach 10 due to the high resistivity of the device 10 ～10 11 And omega, the working current of the device is greatly reduced, so that the device has lower overall power consumption, and the application and large-scale integration of the neuromorphic device are facilitated.
(4) In the invention, the channel material mainly consists of a diamond phase and a graphite phase, and sp can be changed by applying an electric field and an optical field 2 The size and the content of the C cluster can regulate and control the electrical and optical properties of the amorphous carbon film, realize the common response of the device to the stimulation of the optical pulse and the electric pulse, and realize various synaptic functions such as association learning and the like.
Drawings
FIG. 1 is a schematic diagram of a three-terminal synapse transistor in an embodiment of the invention.
FIG. 2 is a short-range synaptic plasticity (STP) curve for a three-terminal synaptic transistor according to an embodiment of the invention.
FIG. 3 is a long-range synaptic plasticity (LTP) curve for a three-terminal synaptic transistor according to an embodiment of the invention.
Fig. 4 is an enlarged view of fig. 3 at the dashed line box.
The reference numerals in fig. 1 are: a substrate 1, a channel material 2, a source electrode 3, a drain electrode 4, a gate electrode 5, and a solid electrolyte 6.
Detailed Description
The present invention is described in further detail below with reference to examples, which are intended to facilitate the understanding of the present invention without limiting it in any way.
Example 1:
in this embodiment, the device structure is as shown in fig. 1, and includes an insulating substrate 1, and a channel material 2, a source electrode 3, a drain electrode 4, and a gate electrode 5 on the substrate 1, so as to form a planar three-terminal synapse transistor. The source electrode 3 and the drain electrode 4 are respectively located at both ends of the channel material 2, and form ohmic contact with the channel material 2. The channel region and a part of the gate electrode region are covered with a solid-state electrolyte 6, which solid-state electrolyte 6 contains an organic carrier and mobile ions that are electrically insulating.
In this embodiment, the substrate is a silicon wafer with a surface silicon dioxide layer, and the thickness of the silicon dioxide layer is 300nm. The channel material is tetrahedral amorphous carbon (Tac). Pt/Ti is used for the source electrode 3, the drain electrode 4 and the gate electrode 5. The solid electrolyte comprises polyethylene oxide and lithium perchlorate, and the mass ratio of the polyethylene oxide to the lithium perchlorate is 9:1.
The preparation method of the three-terminal type synaptic transistor comprises the following steps:
(1) And sequentially putting the substrate into proper amounts of acetone, alcohol and deionized water, ultrasonically cleaning for 10 minutes, taking out, and drying by using nitrogen.
(2) And spin-coating photoresist on the surface of the substrate, exposing by an ultraviolet lithography machine to define a channel pattern, and developing and drying after exposure.
(3) The growth parameters of the instrument are adjusted by utilizing a Filtering Cathode Vacuum Arc (FCVA) coating technology, and a tetrahedral amorphous carbon film with the thickness of about 10nm is evaporated on the surface of the substrate. And placing the substrate after the evaporation in acetone to remove the photoresist, and finally peeling to obtain the channel formed by the amorphous carbon film.
(4) Spin-coating photoresist on the surface of the substrate treated in the step (3), defining source and drain electrode patterns at two ends of the channel by adopting an alignment process, and defining a gate electrode pattern at a position which is not contacted with the channel material in the same plane; then, ti with the thickness of 5nm and Pt with the thickness of 40nm are respectively evaporated by an electron beam evaporation coating mode, and the source electrode, the drain electrode and the gate electrode are obtained by photoresist removal and stripping.
(5) Electrolyte solution preparation: mixing 1.0g of polyethylene oxide, 0.3g of lithium perchlorate and 15-20 mL of anhydrous methanol, and heating in a constant-temperature water bath at 50 ℃ for 24 hours. And (3) dropwise coating the solid electrolyte liquid on a specified channel region and a specified gate electrode region by using a platinum wire or a probe, and heating the device on a hot plate at 70 ℃ for 3 minutes after dropwise adding is finished so as to remove the methanol solvent and water in the electrolyte, thereby obtaining the solid electrolyte.
The synapse transistor devices fabricated above were operated using a Keithley 4200 semiconductor parameter measuring instrument, with pulses applied to the gate electrode and fixed voltages applied to the source and drain electrodes to read the resistance of the channel material, both in synchrony.
As shown in fig. 2, during the application of a single pulse, the device channel current shows a tendency to increase abruptly; as the applied pulse voltage is removed, the channel current decreases and eventually returns to the same level as the initial current, a phenomenon corresponding to short-range synaptic plasticity (STP) in the organism. With the increase of the number of forward pulses, the device will show long-range synaptic plasticity, as shown in fig. 3 and 4, wherein fig. 4 is an enlarged view of the dashed box in fig. 3, and it is obvious from fig. 4 that with the increase of the number of pulses, after the gate voltage is removed, the current between the source and the drain does not return to the original state, and the magnitude of the current is about twice as large as that of the original state. Meanwhile, as can be seen from fig. 2, 3 and 4, the working current of the device is in the pA order of magnitude, the overall operation power consumption of the device reaches an extremely low level, and the device is expected to be used for neural network calculation.
The technical solutions of the present invention have been described in detail with reference to the above embodiments, it should be understood that the above embodiments are only specific examples of the present invention and should not be construed as limiting the present invention, and any modifications, additions or similar substitutions made within the scope of the principles of the present invention should be included in the protection scope of the present invention.
Claims (10)
1. A synaptic transistor comprises an insulating substrate, and a channel material, a source electrode, a gate electrode and a drain electrode which are arranged on the substrate, wherein a plane three-terminal type synaptic transistor is formed, a channel region and a part of a gate electrode region are covered by a solid electrolyte, and the solid electrolyte contains an organic carrier insulated from electrons and movable ions; the method is characterized in that: the channel material is an amorphous carbon film.
2. The synaptic transistor of claim 1, wherein: the amorphous carbon film includes a graphite-like amorphous carbon film (Glc), a graphite-like amorphous carbon film containing hydrogen (Glc: H), a tetrahedral amorphous carbon (Tac), a tetrahedral amorphous carbon containing hydrogen (Tac: H).
3. The synaptic transistor of claim 1, wherein: the thickness of the amorphous carbon film is 5-30nm.
4. The synaptic transistor of claim 1, wherein: the solid electrolyte comprises an organic carrier and a metal salt.
5. The synaptic transistor of claim 1, wherein: the organic carrier is an organic high molecular polymer.
6. The synaptic transistor of claim 5, wherein: the organic high molecular polymer is polyvinyl alcohol and polyethylene oxide.
7. The synaptic transistor of claim 4, wherein: the metal salts include lithium perchlorate, sodium perchlorate, and magnesium sulfate.
8. A method of fabricating a synaptic transistor according to any one of claims 1-7, wherein: includes the process of preparing amorphous carbon film directly on the substrate to form the channel.
9. The method of fabricating a synaptic transistor according to claim 8, wherein: the preparation of the channel on the substrate comprises the following steps:
(1) Photoetching and defining a channel pattern on a substrate;
(2) And depositing an amorphous carbon film, removing the photoresist, and stripping to obtain the channel.
10. The method of fabricating a synaptic transistor according to claim 9, wherein: in the step (2), the deposition method comprises Filtered Cathode Vacuum Arc (FCVA) deposition or magnetron sputtering deposition.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910899940.1A CN110610984B (en) | 2019-09-23 | 2019-09-23 | Synaptic transistor and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910899940.1A CN110610984B (en) | 2019-09-23 | 2019-09-23 | Synaptic transistor and preparation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110610984A CN110610984A (en) | 2019-12-24 |
| CN110610984B true CN110610984B (en) | 2023-04-07 |
Family
ID=68891835
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910899940.1A Active CN110610984B (en) | 2019-09-23 | 2019-09-23 | Synaptic transistor and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110610984B (en) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111276603A (en) * | 2020-02-17 | 2020-06-12 | 中国科学院微电子研究所 | Oxide-based electronic synapse devices and arrays thereof |
| CN111341911B (en) * | 2020-03-17 | 2021-08-24 | 北京大学 | Artificial heterogeneous synapse device based on two-dimensional ferroelectric material and regulation and control method |
| CN111490162B (en) * | 2020-04-14 | 2023-05-05 | 中国科学院重庆绿色智能技术研究院 | Flexible artificial afferent nerve system based on micro-nano structure force-sensitive film and preparation method thereof |
| CN113629185A (en) * | 2020-05-06 | 2021-11-09 | 中国科学院物理研究所 | Synaptic three-terminal device based on electrolyte-controlled strong-correlation oxide |
| CN111564489B (en) * | 2020-05-20 | 2021-03-23 | 北京大学 | Nanowire ion gate control synaptic transistor and preparation method thereof |
| CN111682077B (en) * | 2020-06-29 | 2021-07-06 | 上海大学 | Synaptic transistor and preparation method thereof |
| CN112103388B (en) * | 2020-09-23 | 2022-10-04 | 南开大学 | Based on Ti 3 C 2 Preparation method of artificial synapse device with-MXene/electrolyte structure |
| CN112239195B (en) * | 2020-10-16 | 2024-07-19 | 南开大学 | Preparation method of artificial electric projection device based on nano oxide film/electrolyte vertical structure |
| US11397544B2 (en) * | 2020-11-10 | 2022-07-26 | International Business Machines Corporation | Multi-terminal neuromorphic device |
| CN112820780B (en) * | 2021-01-04 | 2023-02-28 | 天津理工大学 | Electrolyte synaptic transistor and preparation method and application thereof |
| CN112951925B (en) * | 2021-02-19 | 2022-08-16 | 上海大学 | Synaptic transistor and preparation method thereof |
| CN113113535B (en) * | 2021-03-30 | 2023-05-26 | 天津理工大学 | MoS-based 2 All-solid-state electrolyte memristor and preparation method thereof |
| CN113471359A (en) * | 2021-05-21 | 2021-10-01 | 北京大学深圳研究生院 | Neurosynaptic-like device and method of manufacturing the same |
| CN113948634A (en) * | 2021-09-08 | 2022-01-18 | 北京大学 | Nerve synapse device, preparation method thereof and electronic equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104779302A (en) * | 2015-05-11 | 2015-07-15 | 京东方科技集团股份有限公司 | Thin film transistor and manufacturing method, array substrate and display device thereof |
| CN106233481A (en) * | 2014-02-17 | 2016-12-14 | 诺基亚技术有限公司 | Field effect transistor and the method being associated |
| CN106910773A (en) * | 2017-02-21 | 2017-06-30 | 南京大学 | Multi-gate Neuron MOS transistor and preparation method thereof and the neutral net for constituting |
| CN108807546A (en) * | 2017-05-02 | 2018-11-13 | 中国科学院宁波材料技术与工程研究所 | Oxide thin film transistor and its manufacturing method |
| CN109473549A (en) * | 2018-10-29 | 2019-03-15 | 北京大学 | A kind of synapse transistor and preparation method thereof based on two-dimensional semiconductor material |
| CN109545856A (en) * | 2018-11-23 | 2019-03-29 | 五邑大学 | A kind of transistor and its preparation and control method based on cationic transverse movement |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4725085B2 (en) * | 2003-12-04 | 2011-07-13 | 株式会社豊田中央研究所 | Amorphous carbon, amorphous carbon coating member and amorphous carbon film forming method |
| US7804085B2 (en) * | 2005-01-17 | 2010-09-28 | Nec Corporation | Solid electrolyte switching element, and fabrication method of the solid electrolyte element, and integrated circuit |
| US8694452B2 (en) * | 2010-07-07 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for CMOS implementation of neuron synapse |
-
2019
- 2019-09-23 CN CN201910899940.1A patent/CN110610984B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106233481A (en) * | 2014-02-17 | 2016-12-14 | 诺基亚技术有限公司 | Field effect transistor and the method being associated |
| CN104779302A (en) * | 2015-05-11 | 2015-07-15 | 京东方科技集团股份有限公司 | Thin film transistor and manufacturing method, array substrate and display device thereof |
| CN106910773A (en) * | 2017-02-21 | 2017-06-30 | 南京大学 | Multi-gate Neuron MOS transistor and preparation method thereof and the neutral net for constituting |
| CN108807546A (en) * | 2017-05-02 | 2018-11-13 | 中国科学院宁波材料技术与工程研究所 | Oxide thin film transistor and its manufacturing method |
| CN109473549A (en) * | 2018-10-29 | 2019-03-15 | 北京大学 | A kind of synapse transistor and preparation method thereof based on two-dimensional semiconductor material |
| CN109545856A (en) * | 2018-11-23 | 2019-03-29 | 五邑大学 | A kind of transistor and its preparation and control method based on cationic transverse movement |
Non-Patent Citations (1)
| Title |
|---|
| 非晶碳薄膜的微结构调控及其在阻变存储器中的应用研究;陶冶;《中国博士学位论文全文数据库》;20181215;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110610984A (en) | 2019-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110610984B (en) | Synaptic transistor and preparation method thereof | |
| Lu et al. | Solution-processed electronics for artificial synapses | |
| CN107068708B (en) | A kind of floating gate memristor | |
| Wang et al. | Thin-film transistors for emerging neuromorphic electronics: Fundamentals, materials, and pattern recognition | |
| CN109802035B (en) | Memristor-based nerve synapse bionic device and preparation method thereof | |
| CN110416312B (en) | Low-power-consumption neurosynaptic thin film transistor and preparation method thereof | |
| WO2018113142A1 (en) | A porphyrin memristor and the fabrication method thereof | |
| CN117423746A (en) | Photoelectric regulation and control nerve synapse transistor and preparation method thereof | |
| CN109148683A (en) | A kind of Van der Waals hetero-junctions memristor based on black phosphorus and black phosphorus oxide | |
| Sun et al. | Advanced synaptic devices and their applications in biomimetic sensory neural system | |
| Wang et al. | Synaptic computation demonstrated in a two-synapse network based on top-gate electric-double-layer synaptic transistors | |
| Park et al. | Robust 2D MoS2 artificial synapse device based on a lithium silicate solid electrolyte for high-precision analogue neuromorphic computing | |
| CN111081875A (en) | Ferroelectric polarization regulated artificial synapse device and preparation method thereof | |
| CN112864164B (en) | Three-terminal artificial optical synapse and preparation method thereof | |
| Fu et al. | Bend‐Resistant and Energy‐Friendly GO‐PVA/PVA Polymer Electret Synaptic Transistors for Neuromorphic Computations | |
| Shen et al. | Two-Dimensional (2D) Materials-Inserted Conductive Bridge Random Access Memory: Controllable Injection of Cations in Vertical Stacking Alignment of MoSe2 Layers Prepared by Plasma-Assisted Chemical Vapor Reaction | |
| CN115768248A (en) | Hafnium oxide based ferroelectric FTJ memristor and preparation method thereof and chip | |
| Fan et al. | PEDOT-ZnO Nanoparticle Hybrid Film-Based Memristors for Synapse Emulation in Neuromorphic Computing Applications | |
| CN114005939A (en) | Double-ion-grid neuromorphic device and preparation method thereof | |
| CN117042552A (en) | Electrolyte grid-controlled transistor array, high-precision integration method thereof, quasi-solid electrolyte with high ion conductivity and application thereof | |
| CN114899312B (en) | Graphene oxide memristor based on laminated structure and preparation method thereof | |
| CN105287046A (en) | All-carbon-base neuronal synapsis bionic device and preparation method of all-carbon-base neuronal synapsis bionic device | |
| CN114628579A (en) | Proton type memristor based on water-soluble polymer and preparation thereof | |
| CN113471359A (en) | Neurosynaptic-like device and method of manufacturing the same | |
| Tong et al. | Highly stable HfO2 memristors through van der Waals electrode lamination and delamination |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |