CN118227372A - Storage method based on rank metric error correction code and related products - Google Patents
Storage method based on rank metric error correction code and related products Download PDFInfo
- Publication number
- CN118227372A CN118227372A CN202410645016.1A CN202410645016A CN118227372A CN 118227372 A CN118227372 A CN 118227372A CN 202410645016 A CN202410645016 A CN 202410645016A CN 118227372 A CN118227372 A CN 118227372A
- Authority
- CN
- China
- Prior art keywords
- storage
- error
- data
- check
- error correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012937 correction Methods 0.000 title claims abstract description 92
- 238000000034 method Methods 0.000 title claims abstract description 44
- 239000011159 matrix material Substances 0.000 claims abstract description 107
- 238000012795 verification Methods 0.000 claims abstract description 37
- 238000005259 measurement Methods 0.000 claims abstract 5
- 239000013598 vector Substances 0.000 claims description 28
- 230000009021 linear effect Effects 0.000 claims description 23
- 208000011580 syndromic disease Diseases 0.000 claims description 23
- 238000013507 mapping Methods 0.000 claims description 11
- 238000012216 screening Methods 0.000 claims description 10
- 238000004590 computer program Methods 0.000 claims description 9
- 238000010276 construction Methods 0.000 claims description 5
- 238000013139 quantization Methods 0.000 claims description 5
- 238000004364 calculation method Methods 0.000 claims description 3
- 238000000605 extraction Methods 0.000 claims description 3
- 230000017105 transposition Effects 0.000 claims description 2
- 238000009411 base construction Methods 0.000 claims 1
- 238000013500 data storage Methods 0.000 abstract description 9
- 238000004891 communication Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000004422 calculation algorithm Methods 0.000 description 5
- 238000007726 management method Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 125000004122 cyclic group Chemical group 0.000 description 3
- 238000011084 recovery Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 238000013524 data verification Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 101001121408 Homo sapiens L-amino-acid oxidase Proteins 0.000 description 1
- 101000827703 Homo sapiens Polyphosphoinositide phosphatase Proteins 0.000 description 1
- 102100026388 L-amino-acid oxidase Human genes 0.000 description 1
- 102100023591 Polyphosphoinositide phosphatase Human genes 0.000 description 1
- 101100012902 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FIG2 gene Proteins 0.000 description 1
- 101100233916 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) KAR5 gene Proteins 0.000 description 1
- 238000013473 artificial intelligence Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
Description
技术领域Technical Field
本发明涉及数据存储纠错技术领域,尤其涉及一种基于秩度量纠错码的存储方法及相关产品。The present invention relates to the technical field of data storage error correction, and in particular to a storage method based on rank metric error correction code and related products.
背景技术Background technique
随着信息技术的飞速发展,存储系统已成为企业和个人不可或缺的基础设施组成部分,随着存储密度的提高和数据量的增加,保障数据完整性和系统可靠性的需求愈加迫切,在此背景下,纠错编码存储技术的应用变得尤为关键,纠错编码存储能够在数据传输或存储过程中发生错误时恢复原始数据,广泛应用于数据存储领域。With the rapid development of information technology, storage systems have become an indispensable part of the infrastructure for enterprises and individuals. With the improvement of storage density and the increase of data volume, the need to ensure data integrity and system reliability has become more urgent. In this context, the application of error correction coding storage technology has become particularly critical. Error correction coding storage can restore the original data when errors occur during data transmission or storage, and is widely used in the field of data storage.
现有的纠错编码存储方法多为基于典型纠错算法的存储方法,例如博斯-朱迪-霍克汉姆码(Bose-Chaudhuri-Hocquenghem Code,简称BCHC)、低密度奇偶校验码(Low-Density Parity-Check Code,简称LDPC)以及里德-所罗门码(Reed-Solomon Code,简称RSC),实时应用中,基于典型纠错算法的存储方法可能存在解码过程复杂,解码算法复杂度高等缺陷,导致对数据进行纠错编码存储时的效率较低。Most of the existing error correction coding storage methods are based on typical error correction algorithms, such as Bose-Chaudhuri-Hocquenghem Code (BCHC), Low-Density Parity-Check Code (LDPC) and Reed-Solomon Code (RSC). In real-time applications, storage methods based on typical error correction algorithms may have defects such as complex decoding process and high complexity of decoding algorithm, resulting in low efficiency in error correction coding storage of data.
发明内容Summary of the invention
本发明提供一种基于秩度量纠错码的存储方法及相关产品,其主要目的在于解决相关技术中对数据进行纠错编码存储时的效率较低的问题。The present invention provides a storage method and related products based on rank metric error correction code, the main purpose of which is to solve the problem of low efficiency in error correction coding and storage of data in the related art.
为实现上述目的,本发明提供的一种基于秩度量纠错码的存储方法,包括:对预先获取的初始数据进行秩度量硬判决存储,得到校验矩阵以及存储数据;根据校验矩阵对存储数据进行硬判决存储校验,得到初级校验结果;根据校验矩阵以及初级校验结果对存储数据进行正规基错误校验,得到次级校验结果;根据次级校验结果以及校验矩阵对存储数据进行存储纠错,得到标准存储数据。To achieve the above-mentioned purpose, the present invention provides a storage method based on rank metric error correction code, including: performing rank metric hard decision storage on the pre-acquired initial data to obtain a check matrix and stored data; performing hard decision storage check on the stored data according to the check matrix to obtain a primary check result; performing normal basis error check on the stored data according to the check matrix and the primary check result to obtain a secondary check result; performing storage error correction on the stored data according to the secondary check result and the check matrix to obtain standard stored data.
为了解决上述问题,本发明还提供一种基于秩度量纠错码的存储系统,系统包括:秩度量存储模块,用于对预先获取的初始数据进行秩度量硬判决存储,得到校验矩阵以及存储数据;硬存储校验模块,用于根据校验矩阵对存储数据进行硬判决存储校验,得到初级校验结果;软存储校验模块,用于根据校验矩阵以及初级校验结果对存储数据进行正规基错误校验,得到次级校验结果;存储纠错模块,用于根据次级校验结果以及校验矩阵对存储数据进行存储纠错,得到标准存储数据。In order to solve the above problems, the present invention also provides a storage system based on rank metric error correction code, the system including: a rank metric storage module, used to perform rank metric hard decision storage on the pre-acquired initial data to obtain a check matrix and stored data; a hard storage check module, used to perform hard decision storage check on the stored data according to the check matrix to obtain a primary check result; a soft storage check module, used to perform normal basis error check on the stored data according to the check matrix and the primary check result to obtain a secondary check result; a storage error correction module, used to perform storage error correction on the stored data according to the secondary check result and the check matrix to obtain standard storage data.
为了解决上述问题,本发明还提供一种电子设备,电子设备包括:In order to solve the above problem, the present invention further provides an electronic device, the electronic device comprising:
至少一个处理器;以及,at least one processor; and,
与至少一个处理器通信连接的存储器;其中,a memory communicatively connected to at least one processor; wherein,
存储器存储有可被至少一个处理器执行的计算机程序,计算机程序被至少一个处理器执行,以使至少一个处理器能够执行上述的基于秩度量纠错码的存储方法。The memory stores a computer program that can be executed by at least one processor, and the computer program is executed by at least one processor so that the at least one processor can execute the above-mentioned storage method based on rank metric error correction code.
为了解决上述问题,本发明还提供一种计算机可读存储介质,存储有计算机程序,计算机程序被处理器执行时实现上述的基于秩度量纠错码的存储方法。In order to solve the above problems, the present invention also provides a computer-readable storage medium storing a computer program, which implements the above-mentioned storage method based on rank metric error correction code when executed by a processor.
本发明实施例通过进行秩度量硬判决存储,能够利用线性正规基构建使得编码保持线性特性,便于在有限域上进行高效的数学操作,使得有限域上的加法和乘法操作能够通过循环移位操作实现,提高了编码和解码的效率,硬判决存储校验能够直接通过校验矩阵进行快速的数据校验,提高纠错校验的效率,通过进行正规基错误校验,能够利用正规基以及线性化多项式对软存储校验中的解码乘法进行加法换算,提高了解码校验的效率,线束的增强了数据的存储效率,通过进行存储纠错,显著增强了数据存储时数据的完整性和可靠性,减少了数据恢复的时间,提升了数据读写的响应速度,为数据中心和高性能计算应用等场景提供了更高效的数据处理能力,提高了数据纠错存储的效率。因此本发明提出的基于秩度量纠错码的存储方法及相关产品,可以解决对数据进行纠错编码存储时的效率较低的问题。The embodiment of the present invention can use the linear normal basis to build a linear characteristic of the coding by performing rank metric hard decision storage, facilitate efficient mathematical operations on the finite field, and enable the addition and multiplication operations on the finite field to be realized by cyclic shift operations, thereby improving the efficiency of encoding and decoding. The hard decision storage check can directly perform fast data verification through the check matrix, thereby improving the efficiency of error correction verification. By performing normal basis error verification, the decoding multiplication in the soft storage check can be converted by addition using the normal basis and the linearized polynomial, thereby improving the efficiency of decoding verification. The wiring harness enhances the storage efficiency of the data. By performing storage error correction, the integrity and reliability of the data during data storage are significantly enhanced, the time for data recovery is reduced, and the response speed of data reading and writing is improved, thereby providing more efficient data processing capabilities for scenarios such as data centers and high-performance computing applications, thereby improving the efficiency of data error correction storage. Therefore, the storage method and related products based on the rank metric error correction code proposed in the present invention can solve the problem of low efficiency when error correction coding is stored for data.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1为本发明一实施例提供的基于秩度量纠错码的存储方法的流程示意图;FIG1 is a schematic flow chart of a storage method based on a rank metric error correction code provided by an embodiment of the present invention;
图2为本发明一实施例提供的进行秩度量硬判决存储的流程示意图;FIG2 is a schematic diagram of a process for performing hard decision storage of rank metrics according to an embodiment of the present invention;
图3为本发明一实施例提供的进行正规基错误校验的流程示意图;FIG3 is a schematic diagram of a process of performing a regular basis error check according to an embodiment of the present invention;
图4为本发明一实施例提供的基于秩度量纠错码的存储系统的功能模块图;FIG4 is a functional module diagram of a storage system based on rank metric error correction code provided by an embodiment of the present invention;
图5为本发明一实施例提供的实现基于秩度量纠错码的存储方法的电子设备的结构示意图。FIG5 is a schematic diagram of the structure of an electronic device for implementing a storage method based on a rank metric error correction code according to an embodiment of the present invention.
本发明目的的实现、功能特点及优点将结合实施例,参照附图做进一步说明。The realization of the purpose, functional features and advantages of the present invention will be further explained in conjunction with embodiments and with reference to the accompanying drawings.
具体实施方式Detailed ways
应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。It should be understood that the specific embodiments described herein are only used to explain the present invention, and are not used to limit the present invention.
本申请实施例提供一种基于秩度量纠错码的存储方法。基于秩度量纠错码的存储方法的执行主体包括但不限于服务端、终端等能够被配置为执行本申请实施例提供的该方法的电子设备中的至少一种。换言之,基于秩度量纠错码的存储方法可以由安装在终端设备或服务端设备的软件或硬件来执行。服务端包括但不限于:单台服务器、服务器集群、云端服务器或云端服务器集群等。服务器可以是独立的服务器,也可以是提供云服务、云数据库、云计算、云函数、云存储、网络服务、云通信、中间件服务、域名服务、安全服务、内容分发网络(Content Delivery Network,CDN)、以及大数据和人工智能平台等基础云计算服务的云服务器。The embodiment of the present application provides a storage method based on a rank metric error correction code. The execution subject of the storage method based on the rank metric error correction code includes but is not limited to at least one of the electronic devices such as the server, the terminal, etc. that can be configured to execute the method provided by the embodiment of the present application. In other words, the storage method based on the rank metric error correction code can be executed by software or hardware installed on a terminal device or a server device. The server includes but is not limited to: a single server, a server cluster, a cloud server or a cloud server cluster, etc. The server can be an independent server, or it can be a cloud server that provides cloud services, cloud databases, cloud computing, cloud functions, cloud storage, network services, cloud communications, middleware services, domain name services, security services, content delivery networks (Content Delivery Network, CDN), and basic cloud computing services such as big data and artificial intelligence platforms.
参照图1所示,为本发明一实施例提供的基于秩度量纠错码的存储方法的流程示意图。在本实施例中,该基于秩度量纠错码的存储方法包括:1 is a flow chart of a storage method based on rank metric error correction code provided by an embodiment of the present invention. In this embodiment, the storage method based on rank metric error correction code includes:
S1、对预先获取的初始数据进行秩度量硬判决存储,得到校验矩阵以及存储数据。S1. Perform rank metric hard decision storage on the pre-acquired initial data to obtain a check matrix and store data.
详细地,初始数据是指需要进行存储的数据,存储数据是指存储值闪存中的数据,校验矩阵是用于进行存储校验的矩阵,存储数据是指将初始数据存储至NAND闪存后,NAND闪存内部的数据,NAND闪存是闪存存储器的一种,其内部采用非线性宏单元模式,为固态大容量内存的实现提供了廉价有效的解决方案。In detail, initial data refers to data that needs to be stored, stored data refers to data stored in flash memory, the check matrix is a matrix used for storage verification, and stored data refers to the data inside the NAND flash memory after the initial data is stored in the NAND flash memory. NAND flash memory is a type of flash memory that uses a nonlinear macro unit mode internally, providing a cheap and effective solution for the realization of solid-state large-capacity memory.
本发明实施例中,参照图2所示,上述对预先获取的初始数据进行秩度量硬判决存储,得到校验矩阵以及存储数据的具体实现流程,包括:In an embodiment of the present invention, as shown in FIG. 2 , the above-mentioned specific implementation process of performing hard decision storage of rank metric on the pre-acquired initial data to obtain the check matrix and store the data includes:
S21、对预先获取的初始数据进行线性正规基构建,得到正规基矩阵;S21, constructing a linear normal basis for the pre-acquired initial data to obtain a normal basis matrix;
S22、对正规基矩阵进行校验初始化操作,得到校验矩阵;S22, performing a check initialization operation on the normal basis matrix to obtain a check matrix;
S23、根据正规基矩阵对初始数据进行秩度量纠错编码,得到编码数据;S23, performing rank metric error correction coding on the initial data according to the normal basis matrix to obtain coded data;
S24、将编码数据存储至预设的存储闪存中,得到存储数据。S24, storing the encoded data in a preset storage flash memory to obtain storage data.
具体地,正规基矩阵是用来进行纠错编码的矩阵,通过利用正规基矩阵,能够将初始数据编码成编码矩阵,从而实现数据的纠错码存储,校验初始化操作包括从正规基矩阵中提取出消息长度和码字长度,将码字长度与消息长度之差作为校验长度,生成一个长度等于校验长度、宽度等于码字长度的校验矩阵,使得正规基矩阵与校验矩阵的转置矩阵相乘结果为0。Specifically, the normal basis matrix is a matrix used for error correction coding. By using the normal basis matrix, the initial data can be encoded into a coding matrix, thereby realizing error correction code storage of the data. The check initialization operation includes extracting the message length and the codeword length from the normal basis matrix, taking the difference between the codeword length and the message length as the check length, and generating a check matrix with a length equal to the check length and a width equal to the codeword length, so that the product of the normal basis matrix and the transposed matrix of the check matrix is 0.
具体地,对预先获取的初始数据进行线性正规基构建,得到正规基矩阵,包括:根据预先获取的初始数据初始化纠错码有限域;对初始数据进行参数提取,得到存储消息参数;根据预设的码字长度和存储消息参数生成初始生成矩阵;根据纠错码有限域对初始生成矩阵进行线性正规基填充,得到正规基矩阵。Specifically, a linear normal basis is constructed for the pre-acquired initial data to obtain a normal basis matrix, including: initializing an error correction code finite field according to the pre-acquired initial data; extracting parameters from the initial data to obtain storage message parameters; generating an initial generation matrix according to a preset codeword length and storage message parameters; and filling the initial generation matrix with a linear normal basis according to the error correction code finite field to obtain a normal basis matrix.
具体地,纠错码有限域是指包含有限个元素的域,初始化纠错码有限域是指提取出初始数据中所有的数据元素,根据所有的数据元素初始化纠错码有限域,使得初始数据中所有的数据元素都能映射至纠错码有限域中。Specifically, the error correction code finite field refers to a field containing a finite number of elements, and initializing the error correction code finite field refers to extracting all data elements in the initial data, initializing the error correction code finite field according to all the data elements, so that all data elements in the initial data can be mapped to the error correction code finite field.
详细地,参数提取是指提取出初始数据中的消息长度,消息长度是指原始数据的长度,也就是需要存储或传输的实际信息的长度。In detail, parameter extraction refers to extracting the message length from the initial data, where the message length refers to the length of the original data, that is, the length of the actual information that needs to be stored or transmitted.
详细地,初始生成矩阵的一个长度为消息长度,宽度为码字长度的矩阵,且消息长度小于等于码字长度,线性正规基填充是指利用线性化多项式算法将纠错码有限域中的数据元素对初始生成矩阵中的各个元素进行填充,正规基矩阵由线性化多项式的系数构成,正规基矩阵中的正规基是一组基向量,使得每个基向量是某个元素的若干次幂的循环移位,线性化多项式具有保持加法和标量乘法的线性性质,特别适合用于秩度量码的构造和操作,正规基矩阵的元素通常由线性化多项式的系数构成。In detail, an initial generator matrix is a matrix with a length of a message length and a width of a codeword length, and the message length is less than or equal to the codeword length. The linear normal basis filling refers to using a linearized polynomial algorithm to fill each element in the initial generator matrix with data elements in a finite field of an error correction code. The normal basis matrix is composed of coefficients of the linearized polynomial. The normal basis in the normal basis matrix is a set of basis vectors, such that each basis vector is a cyclic shift of several powers of an element. The linearized polynomial has the linear property of maintaining addition and scalar multiplication, and is particularly suitable for the construction and operation of rank-metric codes. The elements of the normal basis matrix are usually composed of coefficients of the linearized polynomial.
具体地,秩度量纠错编码是指根据初始数据生成消息向量,利用矩阵乘法对消息向量和正规基矩阵进行矩阵相乘,得到编码数据。Specifically, rank metric error correction coding refers to generating a message vector according to initial data, and performing matrix multiplication on the message vector and a normal basis matrix to obtain encoded data.
详细地,NAND闪存中,储存数据的基本单元被称为Cell,每个Cell通过注入、释放电子来记录不同的数据,电子在Cell中进出,会对Cell产生损耗,随着损耗程度的增加,Cell中的电子出现逃逸的概率会不断增加,进而导致Cell所储存的数据出现跳变,例如,某个Cell最开始储存的二进制数据是10,一段时间后再读取该Cell,二进制数据可能就变成了11,因此存储数据不一定与编码数据相同。In detail, in NAND flash memory, the basic unit for storing data is called a Cell. Each Cell records different data by injecting and releasing electrons. The electrons entering and leaving the Cell will cause damage to the Cell. As the degree of damage increases, the probability of electrons in the Cell escaping will continue to increase, which will cause the data stored in the Cell to jump. For example, a Cell initially stores binary data 10. When the Cell is read again after a period of time, the binary data may become 11. Therefore, the stored data is not necessarily the same as the encoded data.
本发明实施例中,通过进行秩度量硬判决存储,能够利用线性正规基构建使得编码保持线性特性,便于在有限域上进行高效的数学操作,使得有限域上的加法和乘法操作能够通过循环移位操作实现,提高了编码和解码的效率。In an embodiment of the present invention, by performing rank metric hard decision storage, a linear normal basis can be used to construct a coding that maintains linear characteristics, facilitates efficient mathematical operations on a finite field, and enables addition and multiplication operations on a finite field to be implemented through circular shift operations, thereby improving the efficiency of coding and decoding.
S2、根据校验矩阵对存储数据进行硬判决存储校验,得到初级校验结果。S2. Perform hard decision storage verification on the stored data according to the verification matrix to obtain a primary verification result.
详细地,硬判决存储校验是指利用硬件实现对存储数据的完整性以及正确性进行校验,初级校验结果包含校验通过以及校验失败。In detail, hard decision storage verification refers to the use of hardware to verify the integrity and correctness of stored data, and the primary verification results include verification pass and verification fail.
本发明实施例中,根据校验矩阵对存储数据进行硬判决存储校验,得到初级校验结果,包括:对存储数据进行离散信号量化,得到硬存储数据;对校验矩阵进行矩阵转置操作,得到转置校验矩阵;利用转置校验矩阵对硬存储数据进行综合征计算,得到硬存储综合征向量;对硬存储综合征向量进行零向量校验,得到初级校验结果。In an embodiment of the present invention, hard decision storage check is performed on the stored data according to the check matrix to obtain a primary check result, including: discrete signal quantization of the stored data to obtain hard storage data; matrix transposition operation of the check matrix to obtain a transposed check matrix; syndrome calculation of the hard storage data using the transposed check matrix to obtain a hard storage syndrome vector; zero vector check of the hard storage syndrome vector to obtain a primary check result.
详细地,离散信号量化是指从NAND闪存中直接对离散信号进行读取与量化,综合征计算是指利用矩阵乘法将转置校验矩阵与硬存储数据对应的矩阵进行相乘,硬存储综合征向量是指硬存储校验对应的综合征向量,其中,综合症向量是通过接收到的码字和校验矩阵计算得到的向量,它能帮助识别和定位错误。In detail, discrete signal quantization refers to directly reading and quantizing discrete signals from NAND flash memory, syndrome calculation refers to multiplying the transposed check matrix with the matrix corresponding to the hard storage data using matrix multiplication, and the hard storage syndrome vector refers to the syndrome vector corresponding to the hard storage check, wherein the syndrome vector is a vector calculated by the received codeword and the check matrix, which can help identify and locate errors.
具体地,零向量校验是指判断硬存储综合征向量是否为零向量,若硬存储综合征向量为零向量,则确定校验通过,若硬存储综合征向量不为零向量,则确定校验失败。Specifically, the zero vector check refers to determining whether the hard storage syndrome vector is a zero vector. If the hard storage syndrome vector is a zero vector, it is determined that the check passes; if the hard storage syndrome vector is not a zero vector, it is determined that the check fails.
本发明实施例中,硬判决存储校验能够直接通过校验矩阵进行快速的数据校验,提高纠错校验的效率。In the embodiment of the present invention, the hard decision storage check can directly perform fast data check through the check matrix, thereby improving the efficiency of error correction check.
S3、根据校验矩阵以及初级校验结果对存储数据进行正规基错误校验,得到次级校验结果。S3. Perform a normal basis error check on the stored data according to the check matrix and the primary check result to obtain a secondary check result.
详细地,次级校验结果包含存储数据中的错误数据对应的错误定位符,错误数据是指初始数据在存储过程中发生错误的部分数据。In detail, the secondary verification result includes an error locator corresponding to error data in the stored data, where the error data refers to a portion of the initial data in which an error occurs during the storage process.
本发明实施例中,参照图3所示,根据校验矩阵以及初级校验结果对存储数据进行正规基错误校验,得到次级校验结果的具体实现流程,包括:In an embodiment of the present invention, as shown in FIG. 3 , a specific implementation process of performing a normal basis error check on the stored data according to the check matrix and the primary check result to obtain a secondary check result includes:
S31、根据初级校验结果对存储数据进行置信度信号量化,得到软存储数据;S31, quantizing the confidence signal of the stored data according to the primary verification result to obtain soft storage data;
S32、根据校验矩阵对软存储数据进行加法综合征运算,得到软存储综合征向量;S32, performing an addition syndrome operation on the soft storage data according to the check matrix to obtain a soft storage syndrome vector;
S33、根据软存储综合征向量对软存储数据进行多项式定位,得到错误多项式;S33, performing polynomial positioning on the soft storage data according to the soft storage syndrome vector to obtain an error polynomial;
S34、根据错误多项式对软存储数据进行错误基筛选,得到次级校验结果。S34, performing error base screening on the soft storage data according to the error polynomial to obtain a secondary verification result.
详细地,软存储数据是指考量了数据的置信度和概率的存储数据,软存储数据能够提高校验的准确性。In detail, soft storage data refers to storage data that takes into account the confidence and probability of the data, and soft storage data can improve the accuracy of verification.
具体地,根据初级校验结果对存储数据进行置信度信号量化,得到软存储数据,包括:判断初级校验结果是否为校验失败;若否,则结束校验;若是,则对存储数据进行细节信号量化,得到量化存储数据以及数据置信度;根据数据置信度对量化存储数据进行置信度加权,得到软存储数据。Specifically, according to the primary verification result, the confidence signal of the stored data is quantized to obtain soft storage data, including: judging whether the primary verification result is a verification failure; if not, ending the verification; if so, quantizing the detail signal of the stored data to obtain quantized storage data and data confidence; and confidence-weighting the quantized storage data according to the data confidence to obtain soft storage data.
具体地,细节信号量化是指根据信号强度量化存储数据,并获取各个数据对应的概率信息作为数据置信度,置信度加权是指将量化存储数据中的各个数据乘以数据置信度中对应的置信度,得到加权存储数据,利用所有的加权存储数据将量化存储数据更新成软存储数据。Specifically, detail signal quantization refers to quantizing and storing data according to signal strength, and obtaining probability information corresponding to each data as data confidence. Confidence weighting refers to multiplying each data in the quantized storage data by the corresponding confidence in the data confidence to obtain weighted storage data, and using all the weighted storage data to update the quantized storage data into soft storage data.
具体地,加法综合征运算是指将校验矩阵乘以软存储数据, 但由于校验矩阵为低复杂度的正规基构成的矩阵,因此对应的矩阵乘法可以转化为加法进行操作,由此可以大大降低软件解码的复杂度,提升解码效率。Specifically, the addition complex operation refers to multiplying the check matrix by the soft storage data. However, since the check matrix is a matrix composed of a low-complexity normal basis, the corresponding matrix multiplication can be converted into an addition operation, which can greatly reduce the complexity of software decoding and improve decoding efficiency.
具体地,根据软存储综合征向量对软存储数据进行多项式定位,得到错误多项式,包括:对软存储数据进行错误位置初始化操作,得到错误位置表达式;对软存储综合征进行错误值初始化操作,得到错误值表达式;根据错误位置表达式对错误值表达式进行值定位,得到错误多项式。Specifically, polynomial positioning is performed on soft storage data according to a soft storage syndrome vector to obtain an error polynomial, including: performing an error position initialization operation on the soft storage data to obtain an error position expression; performing an error value initialization operation on the soft storage syndrome to obtain an error value expression; and performing value positioning on the error value expression according to the error position expression to obtain an error polynomial.
具体地,可以利用错误跨度多项式(Error Span Polynomial,简称ESP)或错误定位符多项式(Error Locator Polynomial,简称ELP)初始化错误位置表达式以及错误值表达式,值定位是指将错误位置表达式乘以错误值表达式。Specifically, the error position expression and the error value expression may be initialized using an error span polynomial (ESP) or an error locator polynomial (ELP), and value locating refers to multiplying the error position expression by the error value expression.
详细地,错误位置表达式是用于表征错误位置的表达式,错误位置是用来指示软存储数据中错误数据的位置的数据,错误值表达式是用于表征软存储数据中错误数据的错误值的表达式,错误值是用于指示错误数据的错误程度的数据。In detail, the error position expression is an expression used to characterize the error position, and the error position is data used to indicate the position of error data in the soft storage data. The error value expression is an expression used to characterize the error value of the error data in the soft storage data, and the error value is data used to indicate the error degree of the error data.
详细地,根据错误多项式对软存储数据进行错误基筛选,得到次级校验结果,包括:对错误多项式进行加法线性映射,得到映射线性矩阵;对映射线性矩阵进行左零空间映射,得到数据错误基;根据数据错误基对错误多项式进行基构建,得到次级校验结果。In detail, the soft storage data is screened for error basis according to the error polynomial to obtain a secondary verification result, including: performing additive linear mapping on the error polynomial to obtain a mapping linear matrix; performing left null space mapping on the mapping linear matrix to obtain a data error basis; and performing basis construction on the error polynomial according to the data error basis to obtain a secondary verification result.
详细地,加法线性映射是指利用错误多项式计算出对应的线性映射的矩阵,需要在纠错码有限域中进行多次乘法运算,由于纠错码有限域中正规基的存在,这些乘法运算能够转化成加法运算,由此可以大大降低软件解码的复杂度,提升解码效率。In detail, additive linear mapping refers to using the error polynomial to calculate the matrix of the corresponding linear mapping, which requires multiple multiplication operations in the error correction code finite field. Due to the existence of normal basis in the error correction code finite field, these multiplication operations can be converted into addition operations, which can greatly reduce the complexity of software decoding and improve decoding efficiency.
具体地,可以利用高斯消元法进行左零空间映射,数据错误基是映射线性矩阵的左零空间的基,即由错误多项式的错误根构成的向量,基构建是指从数据错误基中提取出错误根组,将错误根组代入错误多项式,得到次级校验结果。Specifically, Gaussian elimination method can be used to perform left null space mapping. The data error basis is the basis of the left null space of the mapped linear matrix, that is, the vector composed of the error roots of the error polynomial. Basis construction refers to extracting the error root group from the data error basis, substituting the error root group into the error polynomial to obtain the secondary verification result.
本发明实施例中,通过进行正规基错误校验,能够利用正规基以及线性化多项式对软存储校验中的解码乘法进行加法换算,提高了解码校验的效率,线束的增强了数据的存储效率。In the embodiment of the present invention, by performing a normal basis error check, the decoding multiplication in the soft storage check can be converted into an addition using a normal basis and a linearized polynomial, thereby improving the efficiency of the decoding check and enhancing the data storage efficiency.
S4、根据次级校验结果以及校验矩阵对存储数据进行存储纠错,得到标准存储数据。S4. Perform storage error correction on the stored data according to the secondary check result and the check matrix to obtain standard stored data.
详细地,标准存储数据是指纠错后的存储数据,标准存储数据与初始数据相同,存储纠错能够确保存储的数据的准确性,提高数据存储稳定性。In detail, standard storage data refers to storage data after error correction. The standard storage data is the same as the initial data. Storage error correction can ensure the accuracy of the stored data and improve the stability of data storage.
本发明实施例中,根据次级校验结果以及校验矩阵对存储数据进行存储纠错,得到标准存储数据,包括:根据存储数据对次级校验结果进行多级迭代求解,得到错误定位符;根据错误定位符对存储数据进行错误筛除,得到除错数据;根据校验矩阵对除错数据进行数据还原,得到标准存储数据。In an embodiment of the present invention, storage error correction is performed on stored data according to secondary check results and a check matrix to obtain standard stored data, including: performing multi-level iterative solution on the secondary check results according to the stored data to obtain an error locator; performing error screening on the stored data according to the error locator to obtain error-corrected data; and performing data restoration on the error-corrected data according to the check matrix to obtain standard stored data.
具体地,多级迭代求解是指利用伯利坎普-梅西算法(Berlekamp-Massey,简称BM)对次级校验结果中的错误多项式进行求解,错误定位符是Specifically, multi-level iterative solution refers to solving the error polynomial in the secondary check result using the Berlekamp-Massey algorithm (BM). The error locator is
详细地,根据错误定位符对存储数据进行错误筛除,得到除错数据,包括:根据错误定位符对存储数据进行错误定位,得到错误位置;根据错误位置对存储数据进行错误提取,得到错误值;根据错误位置和错误值对存储数据进行错误筛除,得到除错数据。In detail, the stored data is error-screened according to the error locator to obtain debugging data, including: locating the errors of the stored data according to the error locator to obtain the error position; extracting the errors of the stored data according to the error position to obtain the error value; and error-screening the stored data according to the error position and the error value to obtain debugging data.
详细地,错误定位可以通过计算错误定位符的右逆元进行确定,错误提取是指将错误位置代入错误多项式中得到对应的错误值,错误值是指错误数据的错误偏差程度。In detail, the error location can be determined by calculating the right inverse of the error locator, and error extraction refers to substituting the error position into the error polynomial to obtain the corresponding error value, and the error value refers to the error deviation degree of the error data.
具体地,错误筛除是指利用错误位置从存储数据中筛选出错误数据,根据错误值对错误数据进行还原,得到除错数据,除错数据与编码数据相同。Specifically, error screening refers to screening out erroneous data from stored data using an error position, restoring the erroneous data according to the error value, and obtaining debugged data, which is the same as the encoded data.
具体地,根据校验矩阵对除错数据进行数据还原,得到标准存储数据是指将除错数据乘以校验矩阵的逆矩阵,进而得到还原矩阵,对还原矩阵进行数据合并,得到标准存储矩阵,其中,还原矩阵与是由初始数据进行数据分块后得到的矩阵。Specifically, restoring the debugged data according to the check matrix to obtain the standard storage data means multiplying the debugged data by the inverse matrix of the check matrix to obtain the restoration matrix, merging the restoration matrix to obtain the standard storage matrix, wherein the restoration matrix and are matrices obtained after data segmentation of the initial data.
本发明实施例中,通过进行存储纠错,显著增强了数据存储时数据的完整性和可靠性,减少了数据恢复的时间,提升了数据读写的响应速度,为数据中心和高性能计算应用等场景提供了更高效的数据处理能力,提高了数据纠错存储的效率。In the embodiments of the present invention, by performing storage error correction, the integrity and reliability of data during data storage are significantly enhanced, the time for data recovery is reduced, the response speed of data reading and writing is improved, more efficient data processing capabilities are provided for scenarios such as data centers and high-performance computing applications, and the efficiency of data error correction storage is improved.
本发明实施例通过进行秩度量硬判决存储,能够利用线性正规基构建使得编码保持线性特性,便于在有限域上进行高效的数学操作,使得有限域上的加法和乘法操作能够通过循环移位操作实现,提高了编码和解码的效率,硬判决存储校验能够直接通过校验矩阵进行快速的数据校验,提高纠错校验的效率,通过进行正规基错误校验,能够利用正规基以及线性化多项式对软存储校验中的解码乘法进行加法换算,提高了解码校验的效率,线束的增强了数据的存储效率,通过进行存储纠错,显著增强了数据存储时数据的完整性和可靠性,减少了数据恢复的时间,提升了数据读写的响应速度,为数据中心和高性能计算应用等场景提供了更高效的数据处理能力,提高了数据纠错存储的效率。因此本发明提出的基于秩度量纠错码的存储方法,可以解决对数据进行纠错编码存储时的效率较低的问题。The embodiment of the present invention can use the linear normal basis to build a linear characteristic of the coding by performing rank metric hard decision storage, facilitate efficient mathematical operations on the finite field, and enable the addition and multiplication operations on the finite field to be realized by cyclic shift operations, thereby improving the efficiency of encoding and decoding. The hard decision storage check can directly perform fast data verification through the check matrix, thereby improving the efficiency of error correction verification. By performing normal basis error verification, the decoding multiplication in the soft storage check can be converted by addition using the normal basis and the linearized polynomial, thereby improving the efficiency of decoding verification. The wiring harness enhances the storage efficiency of the data. By performing storage error correction, the integrity and reliability of the data during data storage are significantly enhanced, the time for data recovery is reduced, and the response speed of data reading and writing is improved. It provides more efficient data processing capabilities for scenarios such as data centers and high-performance computing applications, thereby improving the efficiency of data error correction storage. Therefore, the storage method based on the rank metric error correction code proposed in the present invention can solve the problem of low efficiency when error correction coding is stored for data.
如图4所示,是本发明一实施例提供的基于秩度量纠错码的存储系统的功能模块图。As shown in FIG. 4 , it is a functional module diagram of a storage system based on rank metric error correction code provided in one embodiment of the present invention.
本发明基于秩度量纠错码的存储系统400可以安装于电子设备中。根据实现的功能,基于秩度量纠错码的存储系统400可以包括秩度量存储模块401、硬存储校验模块402、软存储校验模块403及存储纠错模块404。本发明模块也可以称之为单元,是指一种能够被电子设备处理器所执行,并且能够完成固定功能的一系列计算机程序段,其存储在电子设备的存储器中。The storage system 400 based on the rank metric error correction code of the present invention can be installed in an electronic device. According to the functions implemented, the storage system 400 based on the rank metric error correction code may include a rank metric storage module 401, a hard storage check module 402, a soft storage check module 403 and a storage error correction module 404. The module of the present invention can also be referred to as a unit, which refers to a series of computer program segments that can be executed by an electronic device processor and can complete fixed functions, which are stored in the memory of the electronic device.
在本实施例中,关于各模块/单元的功能如下:In this embodiment, the functions of each module/unit are as follows:
秩度量存储模块401,用于对预先获取的初始数据进行秩度量硬判决存储,得到校验矩阵以及存储数据;The rank metric storage module 401 is used to perform rank metric hard decision storage on the pre-acquired initial data to obtain a check matrix and store data;
硬存储校验模块402,用于根据校验矩阵对存储数据进行硬判决存储校验,得到初级校验结果;A hard storage check module 402 is used to perform hard decision storage check on the stored data according to the check matrix to obtain a primary check result;
软存储校验模块403,用于根据校验矩阵以及初级校验结果对存储数据进行正规基错误校验,得到次级校验结果;The soft storage check module 403 is used to perform a normal basis error check on the stored data according to the check matrix and the primary check result to obtain a secondary check result;
存储纠错模块404,用于根据次级校验结果以及校验矩阵对存储数据进行存储纠错,得到标准存储数据。The storage error correction module 404 is used to perform storage error correction on the stored data according to the secondary check result and the check matrix to obtain standard stored data.
详细地,本发明实施例中基于秩度量纠错码的存储系统400中的各模块在使用时采用与上述图1中的基于秩度量纠错码的存储方法一样的技术手段,并能够产生相同的技术效果,这里不再赘述。In detail, each module in the storage system 400 based on rank metric error correction code in an embodiment of the present invention adopts the same technical means as the storage method based on rank metric error correction code in Figure 1 above when in use, and can produce the same technical effects, which will not be repeated here.
如图5所示,是本发明一实施例提供的实现基于秩度量纠错码的存储方法的电子设备的结构示意图。As shown in FIG5 , it is a schematic diagram of the structure of an electronic device for implementing a storage method based on rank metric error correction code provided by an embodiment of the present invention.
该电子设备501可以包括处理器510、存储器511、通信总线512以及通信接口513,还可以包括存储在存储器511中并可在处理器510上运行的计算机程序,如基于秩度量纠错码的存储程序。The electronic device 501 may include a processor 510, a memory 511, a communication bus 512, and a communication interface 513, and may also include a computer program stored in the memory 511 and executable on the processor 510, such as a stored program based on a rank metric error correction code.
其中,处理器510在一些实施例中可以由集成电路组成,例如可以由单个封装的集成电路所组成,也可以是由多个相同功能或不同功能封装的集成电路所组成,包括一个或者多个中央处理器(Central Processing unit,CPU)、微处理器、数字处理芯片、图形处理器及各种控制芯片的组合等。处理器510是电子设备的控制核心(Control Unit),利用各种接口和线路连接整个电子设备的各个部件,通过运行或执行存储在存储器511内的程序或者模块(例如执行基于秩度量纠错码的存储程序等),以及调用存储在存储器511内的数据,以执行电子设备的各种功能和处理数据。In some embodiments, the processor 510 may be composed of an integrated circuit, for example, a single packaged integrated circuit, or a plurality of integrated circuits with the same or different functions, including one or more central processing units (CPUs), microprocessors, digital processing chips, graphics processors, and a combination of various control chips. The processor 510 is the control core (Control Unit) of the electronic device, and uses various interfaces and lines to connect the various components of the entire electronic device, and executes various functions of the electronic device and processes data by running or executing programs or modules stored in the memory 511 (for example, executing stored programs based on rank metric error correction codes, etc.), and calling data stored in the memory 511.
存储器511至少包括一种类型的可读存储介质,可读存储介质包括闪存、移动硬盘、多媒体卡、卡型存储器(例如:SD或DX存储器等)、磁性存储器、磁盘、光盘等。存储器511在一些实施例中可以是电子设备的内部存储单元,例如该电子设备的移动硬盘。存储器511在另一些实施例中也可以是电子设备的外部存储设备,例如电子设备上配备的插接式移动硬盘、智能存储卡(Smart Media Card, SMC)、安全数字(Secure Digital, SD)卡、闪存卡(Flash Card)等。进一步地,存储器511还可以既包括电子设备的内部存储单元也包括外部存储设备。存储器511不仅可以用于存储安装于电子设备的应用软件及各类数据,例如基于秩度量纠错码的存储程序的代码等,还可以用于暂时地存储已经输出或者将要输出的数据。The memory 511 includes at least one type of readable storage medium, and the readable storage medium includes a flash memory, a mobile hard disk, a multimedia card, a card-type memory (for example, SD or DX memory, etc.), a magnetic memory, a disk, an optical disk, etc. In some embodiments, the memory 511 may be an internal storage unit of an electronic device, such as a mobile hard disk of the electronic device. In other embodiments, the memory 511 may also be an external storage device of an electronic device, such as a plug-in mobile hard disk, a smart memory card (Smart Media Card, SMC), a secure digital (Secure Digital, SD) card, a flash card (Flash Card), etc. equipped on the electronic device. Further, the memory 511 may also include both an internal storage unit of the electronic device and an external storage device. The memory 511 can not only be used to store application software and various types of data installed in the electronic device, such as the code of the storage program based on the rank metric error correction code, but also can be used to temporarily store data that has been output or is to be output.
通信总线512可以是外设部件互连标准(peripheral component interconnect,简称PCI)总线或扩展工业标准结构(extended industry standard architecture,简称EISA)总线等。该总线可以分为地址总线、数据总线、控制总线等。总线被设置为实现存储器511以及至少一个处理器510等之间的连接通信。The communication bus 512 may be a peripheral component interconnect (PCI) bus or an extended industry standard architecture (EISA) bus, etc. The bus may be divided into an address bus, a data bus, a control bus, etc. The bus is configured to realize connection and communication between the memory 511 and at least one processor 510, etc.
通信接口513用于上述电子设备与其他设备之间的通信,包括网络接口和用户接口。可选地,网络接口可以包括有线接口和/或无线接口(如WI-FI接口、蓝牙接口等),通常用于在该电子设备与其他电子设备之间建立通信连接。用户接口可以是显示器(Display)、输入单元(比如键盘(Keyboard)),可选地,用户接口还可以是标准的有线接口、无线接口。可选地,在一些实施例中,显示器可以是LED显示器、液晶显示器、触控式液晶显示器以及OLED(Organic Light-Emitting Diode,有机发光二极管)触摸器等。其中,显示器也可以适当的称为显示屏或显示单元,用于显示在电子设备中处理的信息以及用于显示可视化的用户界面。The communication interface 513 is used for communication between the above-mentioned electronic device and other devices, including a network interface and a user interface. Optionally, the network interface may include a wired interface and/or a wireless interface (such as a WI-FI interface, a Bluetooth interface, etc.), which is generally used to establish a communication connection between the electronic device and other electronic devices. The user interface may be a display (Display), an input unit (such as a keyboard (Keyboard)), and optionally, the user interface may also be a standard wired interface, a wireless interface. Optionally, in some embodiments, the display may be an LED display, a liquid crystal display, a touch-sensitive liquid crystal display, and an OLED (Organic Light-Emitting Diode, organic light-emitting diode) touch device, etc. Among them, the display may also be appropriately referred to as a display screen or a display unit, which is used to display information processed in the electronic device and to display a visual user interface.
图中仅示出了具有部件的电子设备,本领域技术人员可以理解的是,图中示出的结构并不构成对电子设备的限定,可以包括比图示更少或者更多的部件,或者组合某些部件,或者不同的部件布置。The figure only shows an electronic device with components. Those skilled in the art will understand that the structure shown in the figure does not constitute a limitation on the electronic device, and may include fewer or more components than shown in the figure, or combine certain components, or arrange the components differently.
例如,尽管未示出,电子设备还可以包括给各个部件供电的电源(比如电池),优选地,电源可以通过电源管理系统与至少一个处理器510逻辑相连,从而通过电源管理系统实现充电管理、放电管理、以及功耗管理等功能。电源还可以包括一个或一个以上的直流或交流电源、再充电系统、电源故障检测电路、电源转换器或者逆变器、电源状态指示器等任意组件。电子设备还可以包括多种传感器、蓝牙模块、Wi-Fi模块等,在此不再赘述。For example, although not shown, the electronic device may also include a power source (such as a battery) for supplying power to various components. Preferably, the power source may be logically connected to at least one processor 510 through a power management system, so that the power management system can realize functions such as charging management, discharging management, and power consumption management. The power source may also include any components such as one or more DC or AC power sources, recharging systems, power failure detection circuits, power converters or inverters, and power status indicators. The electronic device may also include a variety of sensors, Bluetooth modules, Wi-Fi modules, etc., which will not be repeated here.
应该了解,实施例仅为说明之用,在专利申请范围上并不受此结构的限制。It should be understood that the embodiment is for illustration only and the scope of the patent application is not limited by this structure.
具体地,处理器510对上述指令的具体实现方法可参考附图对应实施例中相关步骤的描述,在此不赘述。Specifically, the specific implementation method of the processor 510 for the above instructions can refer to the description of the relevant steps in the corresponding embodiment of the accompanying drawings, which will not be repeated here.
进一步地,电子设备501集成的模块/单元如果以软件功能单元的形式实现并作为独立的产品销售或使用时,可以存储在一个计算机可读存储介质中。计算机可读存储介质可以是易失性的,也可以是非易失性的。例如,计算机可读介质可以包括:能够携带计算机程序代码的任何实体或系统、记录介质、U盘、移动硬盘、磁碟、光盘、计算机存储器、只读存储器(ROM,Read-Only Memory)。Furthermore, if the module/unit integrated in the electronic device 501 is implemented in the form of a software functional unit and sold or used as an independent product, it can be stored in a computer-readable storage medium. The computer-readable storage medium can be volatile or non-volatile. For example, the computer-readable medium can include: any entity or system capable of carrying computer program code, recording medium, USB flash drive, mobile hard disk, magnetic disk, optical disk, computer memory, read-only memory (ROM, Read-Only Memory).
对于本领域技术人员而言,显然本发明不限于上述示范性实施例的细节,而且在不背离本发明的精神或基本特征的情况下,能够以其他的具体形式实现本发明。It is obvious to those skilled in the art that the present invention is not limited to the details of the above exemplary embodiments, and that the present invention can be implemented in other specific forms without departing from the spirit or essential characteristics of the present invention.
因此,无论从哪一点来看,均应将实施例看作是示范性的,而且是非限制性的,本发明的范围由所附权利要求而不是上述说明限定,因此旨在将落在权利要求的等同要件的含义和范围内的所有变化涵括在本发明内。不应将权利要求中的任何附关联图标记视为限制所涉及的权利要求。Therefore, no matter from which point of view, the embodiments should be regarded as illustrative and non-restrictive, and the scope of the present invention is limited by the appended claims rather than the above description, so it is intended that all changes falling within the meaning and scope of the equivalent elements of the claims are included in the present invention. Any attached figure mark in the claims should not be regarded as limiting the claims involved.
最后应说明的是,以上实施例仅用以说明本发明的技术方案而非限制,尽管参照较佳实施例对本发明进行了详细说明,本领域的普通技术人员应当理解,可以对本发明的技术方案进行修改或等同替换,而不脱离本发明技术方案的精神和范围。Finally, it should be noted that the above embodiments are only used to illustrate the technical solution of the present invention rather than to limit it. Although the present invention has been described in detail with reference to the preferred embodiments, those skilled in the art should understand that the technical solution of the present invention can be modified or replaced by equivalents without departing from the spirit and scope of the technical solution of the present invention.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202410645016.1A CN118227372B (en) | 2024-05-23 | 2024-05-23 | Storage method based on rank metric error correction code and related products |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202410645016.1A CN118227372B (en) | 2024-05-23 | 2024-05-23 | Storage method based on rank metric error correction code and related products |
Publications (2)
Publication Number | Publication Date |
---|---|
CN118227372A true CN118227372A (en) | 2024-06-21 |
CN118227372B CN118227372B (en) | 2024-09-10 |
Family
ID=91498313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202410645016.1A Active CN118227372B (en) | 2024-05-23 | 2024-05-23 | Storage method based on rank metric error correction code and related products |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN118227372B (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6145112A (en) * | 1997-05-01 | 2000-11-07 | Mitsubishi Denki Kabushiki Kaisha | Error correcting method and apparatus |
WO2001084719A1 (en) * | 2000-04-27 | 2001-11-08 | Mitsubishi Denki Kabushiki Kaisha | Error correction method, error correction device and recording medium in which error correction program is recorded |
JP2002009631A (en) * | 2000-06-23 | 2002-01-11 | Hitachi Ltd | Inverse element calculation unit and divider on finite field |
JP2002335165A (en) * | 2001-03-09 | 2002-11-22 | Internatl Business Mach Corp <Ibm> | Combinational circuit, encoder by using combinational circuit, decoder, and semiconductor device |
US20030028842A1 (en) * | 2001-03-09 | 2003-02-06 | International Business Machines | Decoding circuit, and decoder, decoding method and semiconductor device that use the decoding circuit |
CA2454574A1 (en) * | 2002-07-03 | 2004-01-03 | Hughes Electronics Corporation | Method and system for memory management in low density parity check (ldpc) decoders |
US20080144819A1 (en) * | 2006-12-14 | 2008-06-19 | Telefonaktiebolaget L M Ericsson (Publ) | Efficient Data Integrity Protection |
CN101512661A (en) * | 2006-05-12 | 2009-08-19 | 爱诺彼得技术有限责任公司 | Combined distortion estimation and error correction coding for memory devices |
US20110145677A1 (en) * | 2009-12-16 | 2011-06-16 | Nvidia Corporation | Method and system for fast two bit error correction |
-
2024
- 2024-05-23 CN CN202410645016.1A patent/CN118227372B/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6145112A (en) * | 1997-05-01 | 2000-11-07 | Mitsubishi Denki Kabushiki Kaisha | Error correcting method and apparatus |
WO2001084719A1 (en) * | 2000-04-27 | 2001-11-08 | Mitsubishi Denki Kabushiki Kaisha | Error correction method, error correction device and recording medium in which error correction program is recorded |
JP2002009631A (en) * | 2000-06-23 | 2002-01-11 | Hitachi Ltd | Inverse element calculation unit and divider on finite field |
JP2002335165A (en) * | 2001-03-09 | 2002-11-22 | Internatl Business Mach Corp <Ibm> | Combinational circuit, encoder by using combinational circuit, decoder, and semiconductor device |
US20030028842A1 (en) * | 2001-03-09 | 2003-02-06 | International Business Machines | Decoding circuit, and decoder, decoding method and semiconductor device that use the decoding circuit |
CA2454574A1 (en) * | 2002-07-03 | 2004-01-03 | Hughes Electronics Corporation | Method and system for memory management in low density parity check (ldpc) decoders |
CN1547806A (en) * | 2002-07-03 | 2004-11-17 | Method and system for routing in low density parity check (ldpc) decoders | |
CN101512661A (en) * | 2006-05-12 | 2009-08-19 | 爱诺彼得技术有限责任公司 | Combined distortion estimation and error correction coding for memory devices |
US20080144819A1 (en) * | 2006-12-14 | 2008-06-19 | Telefonaktiebolaget L M Ericsson (Publ) | Efficient Data Integrity Protection |
US20110145677A1 (en) * | 2009-12-16 | 2011-06-16 | Nvidia Corporation | Method and system for fast two bit error correction |
Non-Patent Citations (1)
Title |
---|
刘延海: "RS编解码在信道纠错中的应用", 《中国优秀硕士学位论文全文数据库》, 15 February 2015 (2015-02-15), pages 136 - 153 * |
Also Published As
Publication number | Publication date |
---|---|
CN118227372B (en) | 2024-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110380819B (en) | A LLR-based segmentation flip polar code decoding method and intelligent terminal | |
CN102567134B (en) | Error checking and correcting system and method for memory module | |
US8522122B2 (en) | Correcting memory device and memory channel failures in the presence of known memory device failures | |
US9450615B2 (en) | Multi-bit error correction method and apparatus based on a BCH code and memory system | |
Pontarelli et al. | Low delay single symbol error correction codes based on reed solomon codes | |
TW202011189A (en) | Distributed storage system, method and apparatus | |
CN113297001B (en) | RAID (redundant array of independent disks) coding and decoding method and coding and decoding circuit | |
WO2016107377A1 (en) | Data processing method and system based on quasi-cyclic ldpc | |
CN112380046B (en) | Calculation result verification method, system, device, equipment and storage medium | |
CN118227372B (en) | Storage method based on rank metric error correction code and related products | |
Rudow et al. | A locality-based lens for coded computation | |
CN107688506B (en) | BCH decoding system with flow structure | |
US20240184665A1 (en) | Data processing method and apparatus | |
US10243583B2 (en) | CPU error remediation during erasure code encoding | |
CN103873068A (en) | Low-density-parity-check decoding method and electronic device | |
CN111464267A (en) | Communication data checking method and device, computer equipment and storage medium | |
CN103944589B (en) | BCH encoding and decoding method and device | |
US20180212622A1 (en) | Fast encoding method and device for reed-solomon codes with a small number of redundancies | |
CN112350738B (en) | Combined decoding method and system for accelerating soft decoding based on bit flipping algorithm | |
CN112000509B (en) | A method, system and device for erasure code encoding based on vector instructions | |
CN106970852A (en) | Flash memory error control circuit and method thereof | |
CN117933410B (en) | Quantum computation error correction method, system, storage medium and electronic equipment | |
TWI551058B (en) | Decoder and decoding method thereof for min-sum algorithm of low density parity-check code | |
CN114218937B (en) | Data error correction method and device and electronic equipment | |
US20240146336A1 (en) | Integration of compression algorithms with error correction codes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |