CN118173434A - Patterning method and patterning system for semiconductor process - Google Patents
Patterning method and patterning system for semiconductor process Download PDFInfo
- Publication number
- CN118173434A CN118173434A CN202211570805.0A CN202211570805A CN118173434A CN 118173434 A CN118173434 A CN 118173434A CN 202211570805 A CN202211570805 A CN 202211570805A CN 118173434 A CN118173434 A CN 118173434A
- Authority
- CN
- China
- Prior art keywords
- layer
- negative
- positive
- photoresist
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 367
- 230000008569 process Effects 0.000 title claims abstract description 274
- 238000000059 patterning Methods 0.000 title claims abstract description 162
- 239000004065 semiconductor Substances 0.000 title claims abstract description 92
- 238000001259 photo etching Methods 0.000 claims abstract description 18
- 229920002120 photoresistant polymer Polymers 0.000 claims description 751
- 239000010410 layer Substances 0.000 claims description 628
- 125000006850 spacer group Chemical group 0.000 claims description 211
- 238000005530 etching Methods 0.000 claims description 205
- 239000000463 material Substances 0.000 claims description 191
- 238000000151 deposition Methods 0.000 claims description 128
- 238000012546 transfer Methods 0.000 claims description 121
- 239000012790 adhesive layer Substances 0.000 claims description 120
- 238000001312 dry etching Methods 0.000 claims description 111
- 239000011229 interlayer Substances 0.000 claims description 99
- 239000000758 substrate Substances 0.000 claims description 77
- 230000008021 deposition Effects 0.000 claims description 34
- 239000011247 coating layer Substances 0.000 claims description 19
- 238000010894 electron beam technology Methods 0.000 claims description 15
- 238000010884 ion-beam technique Methods 0.000 claims description 14
- 238000004590 computer program Methods 0.000 claims description 9
- 230000004888 barrier function Effects 0.000 claims description 7
- 238000003384 imaging method Methods 0.000 abstract description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 43
- 229910052710 silicon Inorganic materials 0.000 description 40
- 239000010703 silicon Substances 0.000 description 40
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 32
- 238000010586 diagram Methods 0.000 description 31
- 238000004528 spin coating Methods 0.000 description 26
- 238000000206 photolithography Methods 0.000 description 22
- 238000001459 lithography Methods 0.000 description 20
- 230000004907 flux Effects 0.000 description 18
- 238000011161 development Methods 0.000 description 17
- 238000000576 coating method Methods 0.000 description 12
- 239000011248 coating agent Substances 0.000 description 11
- 239000007788 liquid Substances 0.000 description 10
- 238000001035 drying Methods 0.000 description 8
- 238000005137 deposition process Methods 0.000 description 7
- 229910044991 metal oxide Inorganic materials 0.000 description 6
- 238000004140 cleaning Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000004044 response Effects 0.000 description 5
- 230000032912 absorption of UV light Effects 0.000 description 4
- -1 silicon metal nitride Chemical class 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000005566 electron beam evaporation Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000002474 experimental method Methods 0.000 description 3
- 238000001755 magnetron sputter deposition Methods 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000005406 washing Methods 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- 230000001276 controlling effect Effects 0.000 description 2
- 239000002355 dual-layer Substances 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000002164 ion-beam lithography Methods 0.000 description 2
- 238000002039 particle-beam lithography Methods 0.000 description 2
- 238000006552 photochemical reaction Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 238000001878 scanning electron micrograph Methods 0.000 description 2
- BWSIKGOGLDNQBZ-LURJTMIESA-N (2s)-2-(methoxymethyl)pyrrolidin-1-amine Chemical compound COC[C@@H]1CCCN1N BWSIKGOGLDNQBZ-LURJTMIESA-N 0.000 description 1
- AZUYLZMQTIKGSC-UHFFFAOYSA-N 1-[6-[4-(5-chloro-6-methyl-1H-indazol-4-yl)-5-methyl-3-(1-methylindazol-5-yl)pyrazol-1-yl]-2-azaspiro[3.3]heptan-2-yl]prop-2-en-1-one Chemical compound ClC=1C(=C2C=NNC2=CC=1C)C=1C(=NN(C=1C)C1CC2(CN(C2)C(C=C)=O)C1)C=1C=C2C=NN(C2=CC=1)C AZUYLZMQTIKGSC-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005459 micromachining Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- LLHKCFNBLRBOGN-UHFFFAOYSA-N propylene glycol methyl ether acetate Chemical compound COCC(C)OC(C)=O LLHKCFNBLRBOGN-UHFFFAOYSA-N 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000013077 target material Substances 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
The invention relates to a patterning method for a semiconductor process, which organically combines a photoetching process with high utilization efficiency, low cost and simple operation, and can realize line density multiplication with an SADP (Self-aligned double imaging technique; self-aligned Double Patterning) process, thereby realizing further increase of pattern density and further miniaturization of pattern size.
Description
Technical Field
The invention relates to the technical field of semiconductor microstructure processing, in particular to a patterning method and a patterning system for a semiconductor process.
Background
The rapid development of integrated circuits has been dependent on the development of the relevant manufacturing process, photolithography, which is the highest precision processing technique that has been achieved to date. Photolithography is a precision micromachining technique. Conventional photolithography techniques employ a wavelength ofThe ultraviolet light of (a) is used as an image information carrier, the photoresist is used as a middle or image recording medium, the transformation, the transfer and the processing of the pattern are realized, and finally the image information is transferred to a wafer (mainly referred to as a silicon wafer) or a medium layer.
In principle, photolithography refers to a technique in which a pattern on a reticle is transferred to a substrate by means of a photoresist (also called photoresist) under the influence of light. The main process is as follows: firstly, ultraviolet light irradiates the surface of a substrate attached with a layer of photoresist film through a mask plate to cause the photoresist in an exposure area to generate chemical reaction; then the photoresist in the exposed area or the unexposed area is dissolved and removed by a developing technology, so that the pattern on the mask plate is copied to the photoresist film; finally, the pattern is transferred to the substrate using etching techniques or deposition techniques. Among them, photoresists can be largely classified into positive photoresists and negative photoresists. Positive photoresists have the following characteristics: the exposed portions thereof undergo a photochemical reaction to be dissolved in a developer, while the unexposed portions are insoluble in the developer. The negative photoresist has the following characteristics: the exposed portions of which are insoluble in the developer due to crosslinking curing or photochemical reaction, and the unexposed portions are soluble in the developer.
Photolithography is the most important process for integrated circuits and acts like a lathe in a gold shop. In the whole chip manufacturing process, almost every process is implemented independently of the photolithography technology. Photolithography is also the most critical technique for manufacturing chips, and it accounts for more than 35% of the chip manufacturing cost.
Photolithography is largely divided into optical lithography according to exposure sources, and common light sources include ultraviolet light sources (UV), deep ultraviolet light sources (DUV), extreme ultraviolet light sources (EUV), and particle beam lithography, which is largely X-ray, electron beam, ion beam lithography, and the like.
Typically, in optical lithography, UV can only achieve pattern resolution of around one micron. While DUV, EUV, etc. can achieve higher resolution, they are expensive. In addition, in particle beam lithography, electron beam lithography and focused ion beam lithography can improve the respective rates to some extent, but a writing process with long time consumption and multiple cycles is required, so that the working efficiency is greatly reduced.
Disclosure of Invention
The present invention has been made to solve the above-mentioned problems, and an object thereof is to provide a patterning method for a semiconductor process, which organically combines a double-layer photoresist lithography process for realizing line density multiplication using a double-layer photoresist with a SADP (Self-aligned double imaging technique; self-aligned Double Patterning) process, realizing further increase of pattern density and further miniaturization of pattern size. The method comprises the steps of obtaining a contour line type pattern based on the characteristics of an original mask pattern by utilizing positive and negative photoresist, namely, the difference of positive photoresist and negative photoresist, which are different in response to a light source, and the difference of exposure energy obtained in exposure, and utilizing the difference of pattern sizes after the positive and negative photoresist which are matched with each other are actually developed, wherein the line width of the contour line type pattern is smaller than that of the characteristics of the original mask pattern, so that line density multiplication can be realized, and then, the contour line type pattern can be further transferred to a target material by combining a deposition process or an etching process for a substrate material so as to be used for forming a mandrel in an SADP process.
Technical proposal for solving the technical problems
In order to solve the above problems, a patterning method for a semiconductor process according to a first aspect of the present invention includes:
(1) Forming a negative photoresist layer on a substrate material, and forming a positive photoresist layer on the negative photoresist layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
In a patterning method (positive-first-negative + SADP) for a semiconductor process according to a second aspect of the present invention, the method comprises the steps of:
(1) Forming a positive photoresist layer on a substrate material, and forming a negative photoresist layer on the positive photoresist layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
In a patterning method (negative-first positive-last +spacer +sadp) for a semiconductor process according to a third aspect of the present invention, the method comprises the steps of:
(1) Forming a negative photoresist layer on a substrate material, forming an interlayer on the negative photoresist layer, and forming a positive photoresist layer on the interlayer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(6) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrels are formed;
(9) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(11) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(12) The vertical portions of the spacer layer are etched using a dry etching process.
In a patterning method (positive-first-negative + spacer + SADP) for a semiconductor process according to a fourth aspect of the present invention, the method comprises the steps of:
(1) Forming a positive photoresist layer on a substrate material, forming an interlayer on the positive photoresist layer, and forming a negative photoresist layer on the interlayer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
Further, in the step (2), the positive photoresist layer and the negative photoresist layer are exposed by using a photolithography mask carrying a template pattern or through focusing direct writing under an exposure source, so that a positive pattern area and a negative pattern area are respectively formed on the positive photoresist layer and the negative photoresist layer.
Further, in the step (2),
Exposing the positive adhesive layer and the negative adhesive layer by using a projection exposure mode under an exposure source through a photoetching mask plate carrying the template pattern; or alternatively
Exposing the positive adhesive layer and the negative adhesive layer by using a shielding exposure mode under an exposure source through a photoetching mask plate carrying the template pattern; or alternatively
And exposing the positive adhesive layer and the negative adhesive layer by reflecting on the photoetching mask plate carrying the template pattern under an exposure source in a reflection type exposure mode.
Further, the focused direct writing includes ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing, or X-ray direct writing.
Further, the base material is composed of a base target layer and a base coating layer on the base target layer.
In a patterning system for a semiconductor process according to a fifth aspect of the present invention, including a layer forming portion, a patterning portion, a positive photoresist developing portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer layer depositing portion, and an etching portion, the patterning system is configured to perform the steps of:
(1) Forming a negative photoresist layer on a substrate material using the layer forming part, and forming a positive photoresist layer on the negative photoresist layer using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
A patterning system for a semiconductor process according to a sixth aspect of the present invention includes a layer forming portion, a patterning portion, a positive photoresist developing portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer layer depositing portion, and an etching portion, the patterning system being configured to perform the steps of:
(1) Forming a positive photoresist layer on a base material using the layer forming part, and forming a negative photoresist layer on the positive photoresist layer using the negative photoresist layer;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion;
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
A patterning system for a semiconductor process according to a seventh aspect of the present invention includes a layer forming portion, a patterning portion, a positive photoresist developing portion, a spacer developing etching portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer depositing portion, and an etching portion, the patterning system being configured to perform the steps of:
(1) Forming a negative photoresist layer on a substrate material by using the layer forming part, forming a spacer layer on the negative photoresist layer, and forming a positive photoresist layer on the spacer layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In a patterning system for a semiconductor process according to an eighth aspect of the present invention, the patterning system includes a layer forming portion, a patterning portion, a positive photoresist developing portion, a spacer developing etching portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer depositing portion, and an etching portion, and the patterning system is configured to perform the steps of:
(1) Forming a positive photoresist layer on a substrate material by using the layer forming part, forming a barrier layer on the positive photoresist layer, and forming a negative photoresist layer on the barrier layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In addition, the present invention provides a control method of the patterning system for the semiconductor process, for controlling the patterning system for the semiconductor process to perform each step.
Furthermore, the present invention provides a computer device comprising: the system comprises a memory, a processor and a computer program stored in the memory and capable of running on the processor, and is characterized in that the processor executes the computer program to realize the control method of the patterning system for the semiconductor process.
Furthermore, the present invention provides a computer readable medium having stored thereon a computer program which, when executed by a processor, implements the above-described control method for a patterning system for a semiconductor process.
Effects of the invention
According to the patterning method and the patterning system for the semiconductor process, the double-layer photoresist photoetching process which is high in efficiency, low in cost and simple to operate and can realize line density multiplication is organically combined with the SADP process, so that further increase of pattern density and further miniaturization of pattern size are realized. In addition, by coating the interlayer film between the two layers of photoresist, the phenomenon that the two layers of photoresist are dissolved in the coating process can be avoided or reduced.
Drawings
Fig. 1A is a schematic view illustrating a step 1A of applying a negative photoresist on a coating layer included in a base material in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1B is a schematic diagram illustrating a step 2A of coating a positive photoresist on a negative photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1C is a schematic diagram illustrating step 3A of exposing two layers of photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1D is a schematic view showing step 4A of developing the resist in the patterning method for the semiconductor process according to the embodiment of the present invention.
Fig. 1E is a schematic diagram illustrating a step 5A of developing a negative photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1F is a schematic diagram illustrating step 6A of deposition by a deposition technique in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1G is a schematic diagram illustrating step 7A of removing photoresist after deposition in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1H is a schematic diagram illustrating step 8A of removing the deposition layer after etching using the deposition layer of fig. 1G as a mask in the patterning method for a semiconductor process according to the embodiment of the present invention.
Fig. 1H' is a three-dimensional schematic diagram showing a bump pattern (mandrel) obtained in step 8A of removing the deposition layer after etching using the deposition layer of fig. 1G as a mask in the patterning method for a semiconductor process according to the embodiment of the present invention.
Fig. 1I is a schematic diagram illustrating a step 9A of depositing a spacer layer on the base material on which the mandrels are formed in a patterning method for a semiconductor process according to an embodiment of the invention.
Fig. 1J is a schematic diagram illustrating a step 10A of etching a horizontal portion of the spacer layer to preserve a vertical portion of the spacer layer near a sidewall of the mandrel using a dry etching process in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1K is a schematic diagram illustrating a step 11A of etching the mandrels with a dry etching process to preserve vertical portions of the spacers in a patterning method for a semiconductor process in accordance with an embodiment of the invention.
Fig. 1L is a schematic diagram illustrating a step 12A of etching the base material using a dry etching process with a vertical portion of the spacer layer as a mask in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1M is a schematic diagram illustrating a step 13A of etching a vertical portion of the spacer layer using a dry etching process in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 1M' is a three-dimensional schematic diagram showing a substrate material pattern obtained by step 13A of etching a vertical portion of the spacer layer using a dry etching process in the patterning method for a semiconductor process according to the embodiment of the present invention.
Fig. 1N is an SEM image showing one example of a base material pattern finally obtained through a double-layer photoresist photolithography process and a SADP process in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 2A to 2E are schematic diagrams illustrating a flow of a double-layer photoresist lithography process of positive photoresist followed by negative photoresist (corresponding to the double-layer photoresist lithography process of negative photoresist followed by positive photoresist illustrated in fig. 1A to 1E) in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 3A to 3G are schematic diagrams illustrating a flow of a double-layer photoresist lithography process of negative photoresist + spacer + positive photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
Fig. 4A to 4G are schematic diagrams illustrating a flow of a double-layer photoresist lithography process of positive photoresist + spacer + negative photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
Description of the reference numerals
101A, 101B, 101C, 101D base material
102A, 102B, 102C, 102D negative photoresist (negative photoresist layer)
103A, 103B, 103C, 103D positive photoresist (positive photoresist layer)
104A, 104B, 104C, 104D negative photoresist (negative pattern area)
105A, 105B, 105C, 105D exposure patterns (positive pattern areas) on the negative photoresist
108A, 108B, 108C and 108D photoetching mask plate
110C, 110D barrier layer
Detailed Description
The invention will be described in detail below with reference to the drawings and the detailed description. The present embodiment is implemented on the premise of the technical scheme of the present invention, and a detailed embodiment and a specific operation process are given, but the protection scope of the present invention is not limited to the following embodiments.
Spatially relative terms, such as "under," "below," "lower," "over," "upper," and the like, may be used herein for convenience of description to describe one element or feature's relationship to another element or feature as illustrated. It will be understood that spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "under" or "beneath" other elements or features would then be oriented "over" the other elements or features.
Unless otherwise defined, terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the present invention pertains. The terms are to be understood to have meanings consistent with the context of the relevant art and are not to be construed as idealized or overly formal unless expressly so defined herein.
< Bilayer Photoresist Process+SADP Process >
The double-layer photoresist photoetching process of the embodiment of the invention comprises a process of firstly carrying out negative photoresist and then carrying out positive photoresist and a process of firstly carrying out positive photoresist and then carrying out negative photoresist. For convenience of explanation, the following is exemplified by a double-layer photoresist lithography process of negative photoresist followed by positive photoresist and a SADP process, but the present invention is not limited thereto.
(Double-layer photoresist photoetching technology of negative photoresist and positive photoresist)
Next, a dual layer photoresist lithography process of negative photoresist followed by positive photoresist according to an embodiment of the present invention will be described in detail with reference to fig. 1A to 1H. In the drawings, the same or corresponding portions are denoted by the same reference numerals.
Fig. 1A is a schematic view illustrating a step 1A of applying a negative photoresist on a coating layer included in a base material in a patterning method for a semiconductor process according to an embodiment of the present invention. Fig. 1B is a schematic diagram illustrating a step 2A of coating a positive photoresist on a negative photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
First, as shown in fig. 1A, in step 1A, a layer of negative photoresist 102A (i.e., a negative photoresist layer) is spin-coated on a base material 101A, and baked; then, as shown in fig. 1B, in step 2A, a positive photoresist 103A (i.e., a positive photoresist layer) is spin-coated on the negative photoresist 102A, and baked (corresponding to forming a negative photoresist layer on the base material with the negative photoresist and forming a positive photoresist layer on the negative photoresist layer with the positive photoresist).
In fig. 1A, the base material 101A is composed of a base target layer (lowermost layer) and base coating layers (coating layer 1 and coating layer 2) on the base target layer, but the present invention is not limited thereto, and the coating layer 1 and coating layer 2 may not be provided as the case may be. In addition, as the coating 1, a hard mask SOC may be used, and as the coating 2, an anti-reflection coating BARC may be used, but the present invention is not limited thereto.
The negative photoresist includes negative ultraviolet photoresist, negative deep ultraviolet photoresist, negative developing deep ultraviolet photoresist, negative extreme ultraviolet photoresist, negative electron beam photoresist, negative ion beam photoresist or negative X-ray photoresist, including but not limited to NANO TM SU-8 Series series, HSQ, AZ series photoresist (e.g., AZ N4000, AZ N6000), HNR series photoresist, SC series photoresist, ma-N series photoresist (e.g., ma-N400, ma-N1400),2000Series，/>5500 Photorosis, NR7-PY Series, NR9-PY Series, JSR WPR SERIES, NR Series NR9 Series, and the like.
The positive photoresist includes positive ultraviolet photoresist, positive deep ultraviolet photoresist, positive extreme ultraviolet photoresist, positive electron beam photoresist, positive ion beam photoresist or positive X-ray photoresist, including but not limited to MICROPOSIT S series of photoresist, BCI-3511 photoresist, AZ series of photoresist (such as AZ111, AZ 1500,AZ 3300,AZ 4999,AZ 6600,AZ 8112,AZ 3000,AZ 1075,AZ 700,AZ 900), HNR 500 series of photoresist, oiR series of photoresist, TDMR-AR80 HP 6cp, pr1 series of photoresist, ma-P1200 series of photoresist, SPR series of photoresist (such as SPR 220,SPR 660,SPR3000, etc.), PMMA series of photoresist, etc.
In addition, positive and negative photoresists of different models need to confirm the matching degree in advance, and examples of two positive and negative photoresist paired groups are given below. A first group: the positive photoresist model is HTI 751, and the negative photoresist model is SUN 9i; second group: the positive photoresist model is AZ 1500, and the negative photoresist model is AZ nlof 2020.
As an example, the process of spin coating a negative photoresist (for example SUN 9i, az nlof 2020) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 4000-8000 rpm for 30-40 seconds, and baking at 95-100deg.C for 60-90 seconds.
As an example, a process of spin-coating a positive photoresist (HTI 751, az 1500 is exemplified) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 2000-5000 rpm for 30-40 seconds, and baking at 90-100deg.C for 30-50 seconds.
In addition, the different rotation speeds determine the film thickness of the photoresist; the temperature and time of the pre-baking, and the exposure amount, exposure time, development time, and the like after that are adjusted according to different film thicknesses.
Fig. 1C is a schematic diagram illustrating step 3A of exposing two layers of photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
After step 2A, as shown in fig. 1C, in step 3A, the two layers of photoresist 102A, 103A are exposed to an exposure source using a reticle carrying a template pattern or by focus-direct writing (an example of a reticle 108A is shown in fig. 1C). After exposure, exposure patterns 104A, 105A (i.e., negative pattern areas, positive pattern areas) having different sizes are formed on the negative photoresist 102A and the positive photoresist 103A, respectively, and then baking (corresponding to patterning the negative photoresist layer and the positive photoresist layer, thereby forming positive pattern areas and negative pattern areas on the positive photoresist layer and the negative photoresist layer, respectively, wherein the positive pattern areas are larger than the negative pattern areas).
The exposure source comprises an ultraviolet light source, a deep ultraviolet light source, an extreme ultraviolet light source, an ion beam, an electron beam or X-rays. As an example, the wavelength of the exposure source may be 1-500nm, and the temperature of post-exposure baking may be 30-300 ℃. Further, the wavelength of the exposure source may be 350-400nm, and the temperature of post-exposure baking may be 95-105 ℃.
Focusing direct writing includes ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing or X-ray direct writing. As an example, the feature line width or feature size of the template pattern may be 2nm-1000 μm. Further, the feature line width or feature size of the template pattern may be 2nm to 1 μm.
As an example, a pre-baked silicon wafer as a substrate is fixed under a mask plate, then placed under an ultraviolet light source, and the ultraviolet light source is turned on for photolithography. The exposure time is adjusted according to the positive and negative photoresist pairing set used. Taking the above mentioned pairing as an example, an exposure flux of 100-200mJ/cm 2 at a wavelength of 350-400nm is applicable to the resist pairing group of HTI 751 and SUN 9i, or AZ1500 and AZ nlof 2020. The use of UV wavelengths and exposure flux should take into account the absorption of UV light by positive photoresists of varying thickness (e.g. HTI 751, az 1500) to ensure that sufficient exposure flux is obtained in the underlying negative photoresists (e.g. SUN 9i, az nlof2020). Because the HTI 751 and SUN 9i, az1500 and AZ nlof2020 photoresist pairs have different exposure flux responses at specific wavelengths, different sized patterns (e.g. 104A, 105A in fig. 1C) based on reticle patterns can be obtained.
As an example, the exposure may be in the form of a single exposure. As an example, the exposure may also be performed in a multiple exposure manner. I.e. a multiple exposure superposition which can also be broken down into multiple shorter times or smaller doses.
Fig. 1D is a schematic view showing step 4A of developing the resist in the patterning method for the semiconductor process according to the embodiment of the present invention. Fig. 1E is a schematic diagram illustrating a step 5A of developing a negative photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention.
After step 3A, as shown in fig. 1D, in step 4A, developing the positive photoresist with a positive photoresist developer (corresponding to developing the positive photoresist layer with a positive photoresist developer to remove the positive photoresist in the positive pattern region); then, as shown in fig. 1E, in step 5A, the negative photoresist is controllably developed with a negative photoresist developer, only an edge portion of the exposure pattern 104A of the negative photoresist is washed away, and the base material is exposed, thereby converting the template pattern into a contour pattern (corresponding to developing the negative photoresist layer with the negative photoresist developer to remove the negative photoresist located near the negative pattern region, thereby providing an exposure region related to the size of the positive pattern region, the negative pattern region, to expose the base material).
The positive photoresist developer is a developer corresponding to the positive photoresist, and the negative photoresist developer is a developer corresponding to the negative photoresist. For example, the positive photoresist developer solution may be TMAH 2.38%, MF-26A, the negative photoresist developer solution may be TMAH 2.38%, SU-8developer, etc.
As one example, the exposed wafer is placed in a corresponding positive photoresist developer, such as TMAH developer, and the exposed positive photoresist on the wafer is rinsed away to create a pattern opposite to the exposed pattern, after which the wafer is rinsed, developed, and dried to remove residual liquid. Then, the exposed silicon wafer is placed in a corresponding negative photoresist developer, such as TMAH developer, and the non-exposed negative photoresist on the silicon wafer is partially (not completely) washed away by adjusting the development time, and then the silicon wafer is washed, the developer is removed, and the residual liquid is removed, so that the contour pattern of the exposure pattern is generated.
In addition, if the positive and negative photoresist developers are the same, for example, TMAH, the two steps of development, step 4A and step 5A, may be combined without an additional cleaning and drying step therebetween. In addition, the positive and negative photoresist and the corresponding developing solutions should be subjected to a crossover experiment to formulate the most suitable developing process.
Fig. 1F is a schematic diagram illustrating step 6A of deposition by a deposition technique in a patterning method for a semiconductor process according to an embodiment of the present invention. Fig. 1G is a schematic diagram illustrating step 7A of removing photoresist after deposition in a patterning method for a semiconductor process according to an embodiment of the present invention. Fig. 1H is a schematic diagram illustrating step 8A of removing the deposition layer after etching using the deposition layer of fig. 1G as a mask in the patterning method for a semiconductor process according to the embodiment of the present invention.
After step 5A, as shown in fig. 1F, a deposition layer may be formed by a material deposition technique in step 6A. Then, as shown in fig. 1G, in step 7A, the photoresist is removed, leaving a contour pattern.
As a material deposition method, for example, magnetron sputtering/electron beam evaporation or the like may be used to vertically deposit a transfer layer material as a deposition layer, and the transfer layer may be, for example, a metal oxide, silicon metal oxide, metal nitride, silicon nitride, or silicon metal nitride.
Then, as shown in fig. 1H, the deposited layer may be removed after etching using the deposited layer of fig. 1G as a mask in step 8A, thereby forming a raised pattern (i.e., a mandrel in the SADP process) on the coating layer of the base material.
Fig. 1H' is a three-dimensional schematic diagram showing a bump pattern (mandrel) obtained in step 8A of removing the deposition layer after etching using the deposition layer of fig. 1G as a mask in the patterning method for a semiconductor process according to the embodiment of the present invention.
In addition, the material deposition technique may further include electrochemical deposition, electroplating, CVD deposition, laser sputtering, magnetron sputtering, thermal evaporation, electron beam evaporation, or atomic deposition, and the present invention is not particularly limited.
(Examples of double-layer resist lithography Process of negative resist followed by Positive resist)
Specific embodiments of the negative-then-positive photoresist bilayer photoresist lithography process of the present invention are described in detail below.
Example 1a
As an example, the present embodiment 1a specifically includes the following steps:
(1) Coating negative photoresist
And placing the silicon wafer in a spin coating system and fixing. The negative photoresist SUN 9i or AZ nlof 2020 was spin coated with photoresist at 1000rpm×5s+4000rpm×40s, and then baked at 100-100 ℃ for 60 seconds.
(2) Coating positive photoresist
And placing the cooled silicon wafer in a spin coating system and fixing. The positive photoresist HTI 751 or AZ1500 was spin-coated at 800rpm×5s+2500rpm×30s, and then baked at 95-100 ℃ for 40 seconds.
(3) Exposure to light
And tightly fixing the silicon wafer substrate subjected to the steps under a mask, vacuumizing and placing the silicon wafer substrate under an ultraviolet light source, and turning on the light source to carry out photoetching operation. The exposure time is adjusted according to the type of the photoresist pairing group and the thickness of the photoresist layer. After the exposure is finished, the mask plate is taken down, the exposed silicon wafer is moved to a heating table, and baked for 45 seconds at 100 ℃. The exposure flux is, for example, 100mJ/cm 2, and can be changed according to the requirements.
(4) Positive photoresist development
And placing the exposed silicon wafer in a corresponding positive photoresist developing solution, such as TMAH developing solution, so that the exposed positive photoresist on the silicon wafer is washed away, thereby generating a pattern opposite to the exposure pattern, and then washing the silicon wafer, removing the developing solution, drying and removing residual liquid.
(5) Negative photoresist development
And placing the exposed silicon wafer in a corresponding negative photoresist developer, such as TMAH developer, and adjusting the development time to partially (but not completely) wash the unexposed negative photoresist on the silicon wafer, then cleaning the silicon wafer, removing the developer, drying and removing residual liquid, thereby generating a contour pattern based on the mask pattern.
Note that if the positive and negative photoresist developers are the same, e.g., both TMAH, the two development steps (4) (5) may be combined without an additional rinse and dry step in between.
In this embodiment 1a, as an example, the following deposition process may be further performed in addition to the steps (1) to (5):
(6) Material deposition
As a material deposition method, for example, magnetron sputtering/electron beam evaporation or the like may be used to vertically deposit a transfer layer material as a deposition layer, and the transfer layer may be, for example, a metal oxide, silicon metal oxide, metal nitride, silicon nitride, or silicon metal nitride.
(7) Photoresist removal
And after the cavity is cooled, releasing the vacuum, and taking out the silicon wafer after coating. The wafer was immersed in acetone and ultrasonically cleaned until the photoresist was completely removed, leaving a gold profile pattern.
(SADP process)
Next, a flow of further performing the SADP process using the raised pattern (fig. 1H) of the base material obtained by the double-layer photoresist lithography process as a mandrel will be described in detail with reference to fig. 1I to 1M.
Fig. 1I is a schematic diagram illustrating a step 9A of depositing a spacer layer on the base material on which the mandrels are formed in a patterning method for a semiconductor process according to an embodiment of the invention. Fig. 1J is a schematic diagram illustrating a step 10A of etching a horizontal portion of the spacer layer to preserve a vertical portion of the spacer layer near a sidewall of the mandrel using a dry etching process in a patterning method for a semiconductor process according to an embodiment of the present invention.
First, as shown in fig. 1I, in step 9A, a spacer layer is deposited on a base material on which mandrels are formed.
As a manner of depositing the spacer layer, for example, ALD (atomic deposition) or the like may be employed. The spacer layer may be, for example, metal oxide, silicon metal oxide, metal nitride, silicon nitride, or silicon metal nitride, and the present invention is not particularly limited.
In fig. 1I, the further SADP process is performed using the raised pattern (fig. 1H) on the base material as a mandrel, but the present invention is not limited thereto, and a transfer layer (fig. 1G) deposited on the base material may be used as a mandrel.
Then, as shown in fig. 1J, in step 10A, a horizontal portion of the spacer layer is etched using a dry etching or the like (anisotropic etching) to leave a vertical portion of the spacer layer near the sidewall of the mandrel.
Fig. 1K is a schematic diagram illustrating a step 11A of etching the mandrels with a dry etching process to preserve vertical portions of the spacers in a patterning method for a semiconductor process in accordance with an embodiment of the invention. Fig. 1L is a schematic diagram illustrating a step 12A of etching the base material using a dry etching process with a vertical portion of the spacer layer as a mask in a patterning method for a semiconductor process according to an embodiment of the present invention. Fig. 1M is a schematic diagram illustrating a step 13A of etching a vertical portion of the spacer layer using a dry etching process in a patterning method for a semiconductor process according to an embodiment of the present invention.
Then, as shown in fig. 1K, in step 11A, the mandrels are etched using a dry etch or the like process to leave vertical portions of the spacers. Then, as shown in fig. 1L, in step 12A, the base material is etched using a dry etching process or the like with the vertical portions of the spacer layer as a mask, thereby transferring a pattern to the base material. Then, as shown in fig. 1M, in step 13A, vertical portions of the spacer layer are etched using a dry etching process or the like, thereby forming a final base material pattern.
Fig. 1M' is a three-dimensional schematic diagram showing a substrate material pattern obtained by step 13A of etching a vertical portion of the spacer layer using a dry etching process in the patterning method for a semiconductor process according to the embodiment of the present invention. Fig. 1N is an SEM image showing one example of a base material pattern finally obtained through a double-layer photoresist photolithography process and a SADP process in a patterning method for a semiconductor process according to an embodiment of the present invention.
In addition, in the present invention, the dual-layer photoresist lithography process is not limited to the single SADP, and SADP (i.e., SAMP, such as SADP, SAOP, etc.) may be performed twice or more to achieve higher resolution.
According to the patterning method and the patterning system for the semiconductor process, the double-layer photoresist photoetching process which is high in efficiency, low in cost and simple to operate and can realize line density multiplication is organically combined with the SADP process, so that further increase of pattern density and further miniaturization of pattern size are realized.
(Double-layer photoresist photoetching process of positive photoresist and negative photoresist)
In addition, in the above description, an example in which the bump is formed by a double-layer photoresist photolithography process using negative photoresist followed by positive photoresist so that the line density is multiplied has been described, but the present invention is not limited thereto. The present invention may also employ a bilayer photoresist lithography process with positive and negative photoresist to form mandrels (raised patterns) for use in a subsequent SADP process.
Fig. 2A to 2E are schematic diagrams illustrating a flow of a double-layer photoresist lithography process of positive photoresist followed by negative photoresist (corresponding to the double-layer photoresist lithography process of negative photoresist followed by positive photoresist illustrated in fig. 1A to 1E) in a patterning method for a semiconductor process according to an embodiment of the present invention. In fig. 2A to 2E, the pattern of the mask is different from that of fig. 1A to 1E, that is, the pattern of the mask is not particularly limited in the present invention.
First, as shown in fig. 2A, in step 1B, a layer of positive photoresist 103B (i.e., a positive photoresist layer) is spin-coated on a substrate 101B, and baked; then, as shown in fig. 2B, in step 2B, a layer of negative photoresist 102B (i.e., a negative photoresist layer) matched to the positive photoresist 103B is spin-coated on the positive photoresist 103B, and baked (corresponding to forming a positive photoresist layer on a substrate material with the positive photoresist and forming a negative photoresist layer on the positive photoresist layer with the negative photoresist).
In addition, in fig. 2A, the base material does not include the coating layer 1 and the coating layer 2 described above, but as described above, the present invention is not limited thereto, and the base material may be made up of a base target layer and a base coating layer on the base target layer as the case may be.
The negative photoresist includes negative ultraviolet photoresist, negative deep ultraviolet photoresist, negative developing deep ultraviolet photoresist, negative extreme ultraviolet photoresist, negative electron beam photoresist, negative ion beam photoresist or negative X-ray photoresist, including but not limited to NANO TM SU-8 Series series, HSQ, AZ series photoresist (e.g., AZ N4000, AZ N6000), HNR series photoresist, SC series photoresist, ma-N series photoresist (e.g., ma-N400, ma-N1400),2000Series，/>5500 Photorosis, NR7-PY Series, NR9-PY Series, JSR WPR SERIES, NR Series NR9 Series, and the like.
The positive photoresist includes positive ultraviolet photoresist, positive deep ultraviolet photoresist, positive extreme ultraviolet photoresist, positive electron beam photoresist, positive ion beam photoresist or positive X-ray photoresist, including but not limited to MICROPOSIT S series of photoresist, BCI-3511 photoresist, AZ series of photoresist (such as AZ111, AZ 1500,AZ 3300,AZ 4999,AZ 6600,AZ 8112,AZ 3000,AZ 1075,AZ 700,AZ 900), HNR 500 series of photoresist, oiR series of photoresist, TDMR-AR80 HP 6cp, pr1 series of photoresist, ma-P1200 series of photoresist, SPR series of photoresist (such as SPR 220,SPR 660,SPR3000, etc.), PMMA series of photoresist, etc.
In addition, positive and negative photoresists of different models need to confirm the matching degree in advance, and examples of two positive and negative photoresist paired groups are given below. A first group: the positive photoresist model is HTI 751, and the negative photoresist model is SUN 9i; second group: the positive photoresist model is AZ 1500, and the negative photoresist model is AZ nlof 2020.
As an example, the process of spin coating a negative photoresist (for example SUN 9i, az nlof 2020) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 4000-8000 rpm for 30-40 seconds, and baking at 95-100deg.C for 60-90 seconds.
As an example, a process of spin-coating a positive photoresist (HTI 751, az 1500 is exemplified) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 2000-5000 rpm for 30-40 seconds, and baking at 90-100deg.C for 30-50 seconds.
In addition, the different rotation speeds determine the film thickness of the photoresist; the temperature and time of the pre-baking, and the exposure amount, exposure time, development time, and the like after that are adjusted according to different film thicknesses.
After step 2B, as shown in fig. 2C, in step 3B, the two layers of photoresist 102B, 103B are exposed to an exposure source using a lithographic reticle carrying a template pattern or by focus-through writing (an example of a lithographic reticle 108B is shown in fig. 2C). After exposure, exposure patterns 104B, 105B (i.e., negative pattern areas, positive pattern areas) having different sizes are formed on the negative photoresist 102B and the positive photoresist 103B, respectively, and then baking (corresponding to patterning the negative photoresist layer and the positive photoresist layer, thereby forming positive pattern areas and negative pattern areas on the positive photoresist layer and the negative photoresist layer, respectively, wherein the positive pattern areas are larger than the negative pattern areas).
The exposure source comprises an ultraviolet light source, a deep ultraviolet light source, an extreme ultraviolet light source, an ion beam, an electron beam or X-rays. Focusing direct writing includes ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing or X-ray direct writing. The feature line width or feature size of the template pattern is 2nm-1000 μm.
As an example, a pre-baked silicon wafer as a substrate is fixed under a mask plate, then placed under an ultraviolet light source, and the ultraviolet light source is turned on for photolithography. The exposure time is adjusted according to the positive and negative photoresist pairing set used. Taking the above mentioned pairing as an example, an exposure flux of 100-200mJ/cm 2 at a wavelength of 350-400nm is applicable to the resist pairing group of HTI 751 and SUN 9i, or AZ1500 and AZ nlof 2020. The use of UV wavelengths and exposure flux should take into account the absorption of UV light by negative photoresists of different thickness (e.g. SUN 9i, az nlof2020) to ensure that sufficient exposure flux is obtained in the underlying positive photoresist (e.g. HTI 751, az1500). Because the HTI 751 and SUN 9i, az1500 and AZ nlof2020 photoresist pairs have different exposure flux responses at specific wavelengths, different sized patterns (e.g. 104B, 105B in fig. 2C) based on reticle patterns can be obtained.
As an example, the exposure may be in the form of a single exposure. As an example, the exposure may also be performed in a multiple exposure manner. I.e. a multiple exposure superposition which can also be broken down into multiple shorter times or smaller doses.
After step 3B, as shown in fig. 2D, in step 4B, developing the negative photoresist with a negative photoresist developer (corresponding to developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist outside the negative pattern area); then, as shown in fig. 2E, in step 5B, the positive photoresist is controllably developed with a positive photoresist developer, only the edge portion of the exposure pattern 105B on the positive photoresist is washed away, and the base material is exposed, thereby converting the template pattern into a contour pattern (corresponding to developing the positive photoresist layer with a positive photoresist developer to remove the photoresist at the edge portion of the positive pattern region, thereby providing an exposed region related to the size of the positive pattern region, the negative pattern region, to expose the base material).
Steps 1B to 5B shown in fig. 2A to 2E up to this point correspond to steps 1A to 5A shown in fig. 1A to 1E. After steps 1B to 5B, a deposition+pattern transfer step as shown in step 6A, step 7A of fig. 1F, 1G, 1H may be further performed, thereby forming mandrels (bump patterns) used in the subsequent SADP process. Since the specific details of the deposition process are similar to those of fig. 1F, 1G, and 1H, the description thereof will be omitted.
(Examples of double-layer resist lithography Process of Positive and negative resist)
Example 2a
As an example, the present embodiment 2a specifically includes the following steps:
(1) Coating positive photoresist
The wafer was placed in a spin coater system and fixed, a positive photoresist (e.g., HTI 751 or AZ 1500), spin-coated at 800rpm×5s+2500rpm×30s, and then baked at 95-100 ℃ for 40 seconds.
(2) Coating negative photoresist
The cooled wafer is placed in a spin coater system and fixed, and a negative photoresist (e.g., SUN9i, AZ nlof 2020) is spin coated at 1000rpm×5s+4000rpm×40s, and then baked at 100-110 ℃ for 60 seconds.
(3) Exposure to light
And tightly fixing the silicon wafer substrate subjected to the steps under a mask, vacuumizing and placing the silicon wafer substrate under an ultraviolet light source, and turning on the light source to carry out photoetching operation. The exposure time is adjusted according to the type of the photoresist pairing group and the thickness of the photoresist layer. After the exposure is finished, the mask plate is taken down, the exposed silicon wafer is moved to a heating table, and baked for 45 seconds at 100 ℃. The exposure flux is, for example, 100mJ/cm 2, and can be changed according to the requirements.
(4) Negative photoresist development
And placing the exposed silicon wafer in a corresponding negative photoresist developing solution, such as TMAH developing solution, so that the unexposed negative photoresist on the silicon wafer is washed away, thereby generating a pattern of an exposure pattern, and then washing the silicon wafer, removing the developing solution, drying and removing residual liquid.
(5) Positive photoresist development
And placing the exposed silicon wafer in a corresponding positive photoresist developer, such as TMAH developer, and adjusting the development time to enable the exposed positive photoresist on the silicon wafer to be washed away partially (but not completely), then cleaning the silicon wafer, removing the developer, drying and removing residual liquid, thereby obtaining the contour pattern of the exposed pattern.
Note that if the developing solutions of the positive resist and the negative resist are the same, or the developing solutions of both are the same, the corresponding developing steps may be combined according to actual conditions, so that the washing and drying steps may be reduced.
In this embodiment 2a, as an example, a deposition process or an etching process may be further performed in addition to the above-described steps (1) to (5), and since the specific content of the deposition process is similar to that in the above-described embodiment 1a, a repetitive description thereof will be omitted here.
(Double-layer photoresist photoetching process of negative photoresist, interlayer and positive photoresist)
In addition, in the above description, an example in which the bump is formed by using a double-layer photoresist photolithography process of negative photoresist and positive photoresist and a double-layer photoresist photolithography process of positive photoresist and negative photoresist so that the line density is multiplied has been described, but the present invention is not limited thereto. The present invention may also employ a bilayer photoresist lithography process with negative photoresist + spacer + positive photoresist to form mandrels (raised patterns) for use in a subsequent SADP process.
Next, a double-layer photoresist lithography process of negative photoresist + spacer + positive photoresist is described in detail with reference to fig. 3A to 3G.
Fig. 3A to 3G are schematic diagrams illustrating a flow of a double-layer photoresist lithography process of negative photoresist + spacer + positive photoresist in a patterning method for a semiconductor process according to an embodiment of the present invention. In fig. 3A to 3G, the pattern of the mask is different from that of fig. 1A to 1E, that is, the pattern of the mask is not particularly limited in the present invention.
First, as shown in fig. 3A, in step 1C, a layer of negative photoresist 102C (i.e., a negative photoresist layer) is spin-coated on a substrate 101C, and baked; then, as shown in fig. 3B, in step 2C, a spacer film 110C is coated on the negative photoresist 102C; then, as shown in fig. 3C, in step 3C, a positive photoresist 103C (i.e., a positive photoresist layer) matching the negative photoresist 102C is spin-coated on the interlayer film 110C, and baked (corresponding to forming a negative photoresist layer on the base material, forming an interlayer on the negative photoresist layer, and forming a positive photoresist layer on the interlayer using the positive photoresist).
In addition, in fig. 3A, the base material does not include the coating layer 1 and the coating layer 2 described above, but as described above, the present invention is not limited thereto, and the base material may be made up of a base target layer and a base coating layer on the base target layer as the case may be.
In addition, positive and negative photoresists of different models need to confirm the matching degree in advance, and examples of two positive and negative photoresist paired groups are given below. A first group: the positive photoresist model is HTI 751, and the negative photoresist model is SUN 9i; second group: the positive photoresist model is AZ 1500, and the negative photoresist model is AZ nlof 2020.
As an example, the process of spin coating a negative photoresist (for example SUN 9i, az nlof 2020) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 4000-8000 rpm for 30-40 seconds, and baking at 95-100deg.C for 60-90 seconds.
As an example, a process of spin-coating a positive photoresist (HTI 751, az 1500 is exemplified) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 2000-5000 rpm for 30-40 seconds, and baking at 90-100deg.C for 30-50 seconds.
In addition, the different rotation speeds determine the film thickness of the photoresist; the temperature and time of the pre-baking, and the exposure amount, exposure time, development time, and the like after that are adjusted according to different film thicknesses.
After step 3C, as shown in fig. 3D, in step 4C, the two layers of photoresist 102C, 103C are exposed to an exposure source using a reticle carrying a template pattern or by focus-direct writing (an example of a reticle 108C is shown in fig. 3D). After exposure, exposure patterns 104C, 105C (i.e., negative pattern areas, positive pattern areas) having different sizes are formed on the negative photoresist 102C and the positive photoresist 103C, respectively, and then baking (corresponding to patterning the negative photoresist layer and the positive photoresist layer, thereby forming positive pattern areas and negative pattern areas on the positive photoresist layer and the negative photoresist layer, respectively, wherein the positive pattern areas are larger than the negative pattern areas).
The exposure source comprises an ultraviolet light source, a deep ultraviolet light source, an extreme ultraviolet light source, an ion beam, an electron beam or X-rays. Focusing direct writing includes ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing or X-ray direct writing. The feature line width or feature size of the template pattern is 2nm-1000 μm.
As an example, a pre-baked silicon wafer as a substrate is fixed under a mask plate, then placed under an ultraviolet light source, and the ultraviolet light source is turned on for photolithography. The exposure time is adjusted according to the positive and negative photoresist pairing set used. Taking the above mentioned pairing as an example, an exposure flux of 100-200mJ/cm 2 at a wavelength of 350-400nm is applicable to the resist pairing group of HTI 751 and SUN 9i, or AZ1500 and AZ nlof 2020. The use of UV wavelengths and exposure flux should take into account the absorption of UV light by positive photoresists of varying thickness (e.g. HTI 751, az 1500) to ensure that sufficient exposure flux is obtained in the underlying negative photoresists (e.g. SUN 9i, az nlof2020). Because the HTI 751 and SUN 9i, az1500 and AZ nlof2020 photoresist pairs have different exposure flux responses at specific wavelengths, different sized patterns (e.g. 104C, 105C in fig. 3D) based on reticle patterns can be obtained.
As an example, the exposure may be in the form of a single exposure. As an example, the exposure may also be performed in a multiple exposure manner. I.e. a multiple exposure superposition which can also be broken down into multiple shorter times or smaller doses.
After step 4C, as shown in fig. 3E, in step 5C, developing the positive photoresist with a positive photoresist developer (corresponding to developing the positive photoresist layer with a positive photoresist developer to remove the positive photoresist in the positive pattern region); then, as shown in fig. 3F, in step 6C, developing the interlayer film with an interlayer film developing solution, or etching the interlayer film with the pattern of the developed positive photoresist as an etching resist mask, so that the pattern of the interlayer film is consistent with the pattern of the developed positive photoresist (corresponding to developing the interlayer with the interlayer developing solution, or etching the interlayer with the pattern of the developed positive photoresist layer as an etching resist mask, so that the pattern of the interlayer is consistent with the pattern of the developed positive photoresist layer); then, as shown in fig. 3G, in step 7C, the negative photoresist is controllably developed with a negative photoresist developer, only an edge portion of the exposure pattern 104C of the negative photoresist is washed away, and the base material is exposed, thereby converting the template pattern into a contour pattern (corresponding to developing the negative photoresist layer with the negative photoresist developer to remove the negative photoresist located near the negative pattern region, thereby providing an exposure region related to the size of the positive pattern region, the negative pattern region, to expose the base material).
As one example, the exposed wafer is placed in a corresponding positive photoresist developer, such as TMAH developer, and the exposed positive photoresist on the wafer is rinsed away to create a pattern opposite to the exposed pattern, after which the wafer is rinsed, developed, and dried to remove residual liquid. Then, the exposed silicon wafer is placed in a corresponding interlayer film developing solution, such as TMAH developing solution, or a dry etching method and other means are adopted, the positive photoresist pattern is used as an etching-resistant mask, the positive photoresist pattern is transferred onto the interlayer film below, and then the silicon wafer is cleaned and dried according to the situation, so that the interlayer film obtains a pattern consistent with or close to the positive photoresist pattern. Then, the exposed silicon wafer is placed in a corresponding negative photoresist developer, such as TMAH developer, and the non-exposed negative photoresist on the silicon wafer is partially (not completely) washed away by regulating the development time, and then the silicon wafer is washed, the developer is removed, and the residual liquid is removed, so that the contour pattern of the exposed pattern is obtained.
In addition, if the developing solutions of the positive photoresist, the negative photoresist and the interlayer film are the same, or the developing solutions of the positive photoresist, the negative photoresist and the interlayer film are the same, the corresponding developing steps can be combined according to actual conditions, so that the cleaning and drying steps can be reduced. In addition, the positive photoresist, the negative photoresist, the interlayer film and the corresponding developing solution should be subjected to a crossover experiment to formulate the most suitable developing process.
In addition, after steps 1C to 7C, a deposition+pattern transfer step as shown in fig. 1F, 1G, 1H may be further performed, thereby forming mandrels (bump patterns) used in the subsequent SADP process. Since the specific details of the deposition process are similar to those of fig. 1F, 1G, and 1H, the description thereof will be omitted.
(Double-layer photoresist photoetching process of positive photoresist, interlayer and negative photoresist)
In addition, in the above description, an example in which the bump is formed by using a double-layer photoresist photolithography process of negative photoresist and positive photoresist and a double-layer photoresist photolithography process of positive photoresist and negative photoresist so that the line density is multiplied has been described, but the present invention is not limited thereto. The present invention may also employ a bilayer photoresist lithography process of positive photoresist + spacer + negative photoresist to form mandrels (raised patterns) for use in a subsequent SADP process.
Next, a double-layer photoresist lithography process of positive photoresist + spacer + negative photoresist is described in detail with reference to fig. 4A to 4G. In fig. 4A to 4G, the pattern of the mask is different from that of fig. 1A to 1E, that is, the pattern of the mask is not particularly limited in the present invention.
First, as shown in fig. 4A, in step 1D, a layer of positive photoresist 103D (i.e., a positive photoresist layer) is spin-coated on a substrate 101D, and baked; then, as shown in fig. 4B, in step 2D, a spacer film 110D is coated on the positive photoresist 103D; then, as shown in fig. 4C, in step 3D, a layer of negative photoresist 102D (i.e., a negative photoresist layer) matching the positive photoresist 103D is spin-coated on the interlayer film 110D, and baked (corresponding to forming a positive photoresist layer on the base material, forming an interlayer on the positive photoresist layer, and forming a negative photoresist layer on the interlayer using the negative photoresist layer).
In addition, in fig. 4A, the base material does not include the coating layer 1 and the coating layer 2 described above, but as described above, the present invention is not limited thereto, and the base material may be made up of a base target layer and a base coating layer on the base target layer as the case may be.
In addition, positive and negative photoresists of different models need to confirm the matching degree in advance, and examples of two positive and negative photoresist paired groups are given below. A first group: the positive photoresist model is HTI 751, and the negative photoresist model is SUN 9i; second group: the positive photoresist model is AZ 1500, and the negative photoresist model is AZ nlof 2020.
As an example, the process of spin coating a negative photoresist (for example SUN 9i, az nlof 2020) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 4000-8000 rpm for 30-40 seconds, and baking at 95-100deg.C for 60-90 seconds.
As an example, a process of spin-coating a positive photoresist (HTI 751, az 1500 is exemplified) is: spin-coating at 800-1000 rpm for 5-10 seconds (this step may be omitted), spin-coating at 2000-5000 rpm for 30-40 seconds, and baking at 90-100deg.C for 30-50 seconds.
In addition, the different rotation speeds determine the film thickness of the photoresist; the temperature and time of the pre-baking, and the exposure amount, exposure time, development time, and the like after that are adjusted according to different film thicknesses.
After step 3D, as shown in fig. 4D, in step 4D, the two layers of photoresist 102D, 103D are exposed to an exposure source using a reticle carrying a template pattern or by focus-direct writing (an example of a reticle 108D is shown in fig. 4D). After exposure, exposure patterns 104D, 105D (i.e., negative pattern areas, positive pattern areas) having different sizes are formed on the negative photoresist 102D and the positive photoresist 103D, respectively, and then baking (corresponding to patterning the negative photoresist layer and the positive photoresist layer, thereby forming positive pattern areas and negative pattern areas on the positive photoresist layer and the negative photoresist layer, respectively, wherein the positive pattern areas are larger than the negative pattern areas).
The exposure source comprises an ultraviolet light source, a deep ultraviolet light source, an extreme ultraviolet light source, an ion beam, an electron beam or X-rays. Focusing direct writing includes ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing or X-ray direct writing. The feature line width or feature size of the template pattern is 2nm-1000 μm.
As an example, a pre-baked silicon wafer as a substrate is fixed under a mask plate, then placed under an ultraviolet light source, and the ultraviolet light source is turned on for photolithography. The exposure time is adjusted according to the positive and negative photoresist pairing set used. Taking the above mentioned pairing as an example, an exposure flux of 100-200mJ/cm 2 at a wavelength of 350-400nm is applicable to the resist pairing group of HTI 751 and SUN 9i, or AZ1500 and AZ nlof 2020. The use of UV wavelengths and exposure flux should take into account the absorption of UV light by negative photoresists of different thickness (e.g. SUN 9i, az nlof2020) to ensure that sufficient exposure flux is obtained in the underlying positive photoresist (e.g. HTI 751, az 1500). Because the HTI 751 and SUN 9i, az1500 and AZ nlof2020 photoresist pairs have different exposure flux responses at specific wavelengths, different sized patterns (e.g. 104C, 105C in fig. 3D) based on reticle patterns can be obtained.
As an example, the exposure may be in the form of a single exposure. As an example, the exposure may also be performed in a multiple exposure manner. I.e. a multiple exposure superposition which can also be broken down into multiple shorter times or smaller doses.
After step 4D, as shown in fig. 4E, in step 5D, developing the negative photoresist with a negative photoresist developer (corresponding to developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist outside the negative pattern area); then, as shown in fig. 4F, in step 6D, developing the interlayer film with an interlayer film developing solution, or etching the interlayer film with the pattern of the developed positive photoresist as an etching resist mask, so that the pattern of the interlayer film is consistent with the pattern of the developed positive photoresist (corresponding to developing the interlayer with the interlayer developing solution, or etching the interlayer with the pattern of the developed negative photoresist layer as an etching resist mask, so that the pattern of the interlayer is consistent with the pattern of the developed negative photoresist layer); then, as shown in fig. 4G, in step 7D, the positive photoresist is controllably developed with a positive photoresist developer, only the edge portion of the exposure pattern 105D on the positive photoresist is washed away, and the base material is exposed, thereby converting the template pattern into a contour pattern (corresponding to developing the positive photoresist layer with a positive photoresist developer to remove the photoresist at the edge portion of the positive pattern region, thereby providing an exposed region related to the size of the positive pattern region, the negative pattern region, to expose the base material).
As one example, the exposed silicon wafer is placed in a corresponding negative photoresist developer, such as TMAH developer, so that the unexposed negative photoresist on the wafer is washed away, creating a pattern of exposed patterns, after which the wafer is washed, the developer removed, and dried to remove residual liquid. Then, the exposed silicon wafer is placed in a corresponding interlayer film developing solution, such as TMAH developing solution, or a dry etching method and other means are adopted, the negative photoresist pattern is used as an etching-resistant mask, the pattern of the negative photoresist is transferred onto the interlayer film below, and then the silicon wafer is cleaned and dried according to the situation, so that the interlayer film obtains a pattern consistent with or close to the negative photoresist pattern. Then, the exposed silicon wafer is placed in a corresponding positive photoresist developer, such as TMAH developer, the exposed positive photoresist on the silicon wafer is partially (but not completely) washed away by regulating the development time, and then the silicon wafer is cleaned, the developer is removed, and the residual liquid is removed, so that the contour line pattern of the exposed pattern is obtained.
In addition, if the developing solutions of the positive photoresist, the negative photoresist and the interlayer film are the same, or the developing solutions of the positive photoresist, the negative photoresist and the interlayer film are the same, the corresponding developing steps can be combined according to actual conditions, so that the cleaning and drying steps can be reduced. In addition, the positive photoresist, the negative photoresist, the interlayer film and the corresponding developing solution should be subjected to a crossover experiment to formulate the most suitable developing process.
In addition, after steps 1D to 7D, a deposition+pattern transfer step as shown in fig. 1F, 1G, 1H may be further performed, thereby forming mandrels (bump patterns) used in the subsequent SADP process. Since the specific details of the deposition process are similar to those of fig. 1F, 1G, and 1H, the description thereof will be omitted.
< Patterning System for semiconductor Process >
Next, a structure of a patterning system for a semiconductor process according to the patterning method for a semiconductor process according to an embodiment of the present invention will be described in detail.
In particular, various steps in the patterning method for semiconductor processes of the present invention may be implemented by various components in the patterning system for semiconductor processes.
The invention provides a patterning system for a semiconductor process, which comprises a layer forming part, a patterning part, a positive photoresist developing part, a negative photoresist developing part, a transfer layer forming part, a mandrel forming part, a spacer layer depositing part and an etching part, wherein the patterning system is used for executing the following steps:
(1) Forming a negative photoresist layer on a substrate material using the layer forming part, and forming a positive photoresist layer on the negative photoresist layer using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In addition, the present invention provides a patterning system for a semiconductor process, including a layer forming part, a patterning part, a positive photoresist developing part, a negative photoresist developing part, a transfer layer forming part, a mandrel forming part, a spacer layer depositing part, an etching part, for performing the steps of:
(1) Forming a positive photoresist layer on a base material using the layer forming part, and forming a negative photoresist layer on the positive photoresist layer using the negative photoresist layer;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion;
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In addition, the invention provides a patterning system for a semiconductor process, comprising a layer forming part, a patterning part, a positive photoresist developing part, a interlayer developing and etching part, a negative photoresist developing part, a transfer layer forming part, a mandrel forming part, a spacer layer depositing part and an etching part, wherein the patterning system is used for executing the following steps:
(1) Forming a negative photoresist layer on a substrate material by using the layer forming part, forming a spacer layer on the negative photoresist layer, and forming a positive photoresist layer on the spacer layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In addition, the invention provides a patterning system for a semiconductor process, comprising a layer forming part, a patterning part, a positive photoresist developing part, a interlayer developing and etching part, a negative photoresist developing part, a transfer layer forming part, a mandrel forming part, a spacer layer depositing part and an etching part, wherein the patterning system is used for executing the following steps:
(1) Forming a positive photoresist layer on a substrate material by using the layer forming part, forming a barrier layer on the positive photoresist layer, and forming a negative photoresist layer on the barrier layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
In addition, the present invention provides a control method of the patterning system for the semiconductor process, for controlling the patterning system for the semiconductor process to perform each step.
Furthermore, the present invention provides a computer device comprising: the system comprises a memory, a processor and a computer program stored in the memory and capable of running on the processor, and is characterized in that the processor executes the computer program to realize the control method of the patterning system for the semiconductor process.
Furthermore, the present invention provides a computer readable medium having stored thereon a computer program which, when executed by a processor, implements the above-described control method for a patterning system for a semiconductor process.
It is to be understood that the above description is intended to be illustrative, and not restrictive. For example, the above-described embodiments (and/or aspects thereof) may be used in combination with one another. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the various embodiments of the invention without departing from the scope thereof. While the dimensions and types of materials described herein are intended to define the parameters of the various embodiments of the invention, the various embodiments are not meant to be limiting and are exemplary embodiments. Many other embodiments will be apparent to those of skill in the art upon reading the above description. The scope of the various embodiments of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Industrial applicability
The patterning method and the patterning system for the semiconductor process can be widely applied to the fields of semiconductor processes, chip manufacturing and the like, and have wide research and application values.
Claims (19)
1. A patterning method for a semiconductor process, the method comprising:
(1) Forming a negative photoresist layer on a substrate material, and forming a positive photoresist layer on the negative photoresist layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
2. A patterning method for a semiconductor process, the method comprising:
(1) Forming a positive photoresist layer on a substrate material, and forming a negative photoresist layer on the positive photoresist layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
3. A patterning method for a semiconductor process, the method comprising:
(1) Forming a negative photoresist layer on a substrate material, forming an interlayer on the negative photoresist layer, and forming a positive photoresist layer on the interlayer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(6) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrels are formed;
(9) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(11) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(12) The vertical portions of the spacer layer are etched using a dry etching process.
4. A patterning method for a semiconductor process, the method comprising:
(1) Forming a positive photoresist layer on a substrate material, forming an interlayer on the positive photoresist layer, and forming a negative photoresist layer on the interlayer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(6) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the substrate material by taking the exposed region transfer layer as a mask, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrels are formed;
(9) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(11) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(12) The vertical portions of the spacer layer are etched using a dry etching process.
5. A patterning method for a semiconductor process, the method comprising:
(1) Forming a negative photoresist layer on a substrate material, and forming a positive photoresist layer on the negative photoresist layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer as a mandrel only in the exposed region;
(6) Depositing a spacer layer on the base material on which the mandrels are formed;
(7) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(8) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(9) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(10) The vertical portions of the spacer layer are etched using a dry etching process.
6. A patterning method for a semiconductor process, the method comprising:
(1) Forming a positive photoresist layer on a substrate material, and forming a negative photoresist layer on the positive photoresist layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer as a mandrel only in the exposed region;
(6) Depositing a spacer layer on the base material on which the mandrels are formed;
(7) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(8) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(9) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(10) The vertical portions of the spacer layer are etched using a dry etching process.
7. A patterning method for a semiconductor process, the method comprising:
(1) Forming a negative photoresist layer on a substrate material, forming an interlayer on the negative photoresist layer, and forming a positive photoresist layer on the interlayer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer by using positive photoresist developing solution to remove positive photoresist in the positive graph area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer to remove negative photoresist located adjacent to the negative pattern region, thereby providing an exposed region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the substrate material;
(6) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer as a mandrel only in the exposed region;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
8. A patterning method for a semiconductor process, the method comprising:
(1) Forming a positive photoresist layer on a substrate material, forming an interlayer on the positive photoresist layer, and forming a negative photoresist layer on the interlayer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer so as to form a positive pattern area and a negative pattern area on the positive adhesive layer and the negative adhesive layer respectively, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using interlayer developing solution, or etching the interlayer by taking the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer to remove positive photoresist from edge portions of the positive pattern region, thereby providing an exposed region associated with the dimensions of the positive pattern region and the negative pattern region to expose the base material;
(6) Depositing a transfer layer on the substrate material by a deposition technique, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer as a mandrel only in the exposed region;
(7) Depositing a spacer layer on the base material on which the mandrels are formed;
(8) Etching a horizontal portion of the spacer layer using a dry etching process, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process, leaving vertical portions of the spacer layer;
(10) Etching the substrate material by using the vertical part of the spacer layer as a mask and using a dry etching process;
(11) The vertical portions of the spacer layer are etched using a dry etching process.
9. The patterning method for a semiconductor process according to any one of claims 1 to 8,
In the step (2), under an exposure source, the positive photoresist layer and the negative photoresist layer are exposed by using a photoetching mask plate carrying a template pattern or through focusing direct writing, so that a positive pattern area and a negative pattern area are respectively formed on the positive photoresist layer and the negative photoresist layer.
10. The patterning method for a semiconductor process of claim 9, wherein,
In the step (2) of the above-mentioned method,
Exposing the positive adhesive layer and the negative adhesive layer by using a projection exposure mode under an exposure source through a photoetching mask plate carrying the template pattern; or alternatively
Exposing the positive adhesive layer and the negative adhesive layer by using a shielding exposure mode under an exposure source through a photoetching mask plate carrying the template pattern; or alternatively
And exposing the positive adhesive layer and the negative adhesive layer by reflecting on the photoetching mask plate carrying the template pattern under an exposure source in a reflection type exposure mode.
11. The patterning method for a semiconductor process of claim 9, wherein,
The focusing direct writing comprises ultraviolet direct writing, deep ultraviolet direct writing, extreme ultraviolet direct writing, ion beam direct writing, electron beam direct writing or X-ray direct writing.
12. The patterning method for a semiconductor process according to any one of claims 1 to 8,
The base material is composed of a base target layer and a base coating layer positioned on the base target layer.
13. A patterning system for a semiconductor process, comprising a layer forming portion, a patterning portion, a positive photoresist developing portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer layer depositing portion, an etching portion, the patterning system for performing the steps of:
(1) Forming a negative photoresist layer on a substrate material using the layer forming part, and forming a positive photoresist layer on the negative photoresist layer using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
14. A patterning system for a semiconductor process, comprising a layer forming portion, a patterning portion, a positive photoresist developing portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer layer depositing portion, an etching portion, the patterning system for performing the steps of:
(1) Forming a positive photoresist layer on a base material using the layer forming part, and forming a negative photoresist layer on the positive photoresist layer using the negative photoresist layer;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(5) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(6) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(7) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion;
(8) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(9) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(10) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(11) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
15. A patterning system for a semiconductor process, comprising a layer forming portion, a patterning portion, a positive photoresist developing portion, a spacer developing etching portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer depositing portion, an etching portion, the patterning system being configured to perform the steps of:
(1) Forming a negative photoresist layer on a substrate material by using the layer forming part, forming a spacer layer on the negative photoresist layer, and forming a positive photoresist layer on the spacer layer by using a positive photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist in the positive pattern region;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed positive photoresist layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed positive photoresist layer;
(5) Developing the negative photoresist layer with a negative photoresist developer using the negative photoresist developing section to remove negative photoresist located in the vicinity of the negative pattern region, thereby providing an exposure region associated with the positive pattern region, the negative pattern region, and the size of the negative pattern region to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
16. A patterning system for a semiconductor process, comprising a layer forming portion, a patterning portion, a positive photoresist developing portion, a spacer developing etching portion, a negative photoresist developing portion, a transfer layer forming portion, a mandrel forming portion, a spacer depositing portion, an etching portion, the patterning system being configured to perform the steps of:
(1) Forming a positive photoresist layer on a substrate material by using the layer forming part, forming a barrier layer on the positive photoresist layer, and forming a negative photoresist layer on the barrier layer by using a negative photoresist;
(2) Patterning the negative adhesive layer and the positive adhesive layer by using the patterning part, so that a positive pattern area and a negative pattern area are respectively formed on the positive adhesive layer and the negative adhesive layer, wherein the positive pattern area is larger than the negative pattern area;
(3) Developing the negative photoresist layer by using the negative photoresist developing part and using a negative photoresist developing solution to remove negative photoresist outside the negative pattern area;
(4) Developing the interlayer by using an interlayer developing and etching part, or etching the interlayer by using the pattern of the developed negative adhesive layer as an etching-resistant mask so as to enable the pattern of the interlayer to be consistent with the pattern of the developed negative adhesive layer;
(5) Developing the positive photoresist layer with a positive photoresist developer using the positive photoresist developing section to remove positive photoresist at an edge portion of the positive pattern region, thereby providing an exposed region associated with the size of the positive pattern region, the negative pattern region, to expose the base material;
(6) Depositing a transfer layer on the base material by a deposition technique using the transfer layer forming part, and then removing the remaining negative and positive photoresist layers, thereby forming an exposed region transfer layer only in the exposed region;
(7) Etching the base material with the exposed region transfer layer as a mask using the mandrel forming part, and then removing the exposed region transfer layer to form a mandrel;
(8) Depositing a spacer layer on the base material on which the mandrel is formed using the spacer layer deposition portion; and
(9) Etching a horizontal portion of the spacer layer using a dry etching process using the etching portion, leaving a vertical portion of the spacer layer adjacent to a sidewall of the mandrel;
(10) Etching the mandrel using a dry etching process using the etch portion, leaving a vertical portion of the spacer layer;
(11) Etching the base material by a dry etching process using the etching portion and the vertical portion of the spacer layer as a mask;
(12) The vertical portion of the spacer layer is etched using a dry etching process using the etching portion.
17. A control method of a patterning system for a semiconductor process, for controlling the patterning system for a semiconductor process according to any one of claims 13 to 16 to perform the respective steps.
18. A computer device, comprising: a memory, a processor and a computer program stored on the memory and executable on the processor, characterized in that the processor implements the control method of the patterning system for semiconductor processes according to claim 17 when executing the computer program.
19. A computer readable medium having stored thereon a computer program which, when executed by a processor, implements the control method of a patterning system for a semiconductor process of claim 17.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211570805.0A CN118173434A (en) | 2022-12-08 | 2022-12-08 | Patterning method and patterning system for semiconductor process |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211570805.0A CN118173434A (en) | 2022-12-08 | 2022-12-08 | Patterning method and patterning system for semiconductor process |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN118173434A true CN118173434A (en) | 2024-06-11 |
Family
ID=91349148
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211570805.0A Pending CN118173434A (en) | 2022-12-08 | 2022-12-08 | Patterning method and patterning system for semiconductor process |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN118173434A (en) |
-
2022
- 2022-12-08 CN CN202211570805.0A patent/CN118173434A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7009568B2 (en) | Photosensitivity Chemical Amplification Resist Methods and Techniques Using Chemicals and Processes | |
| TWI483079B (en) | Pattern formation method | |
| US20240295817A1 (en) | Photolithography method based on bilayer photoresist | |
| US9599888B2 (en) | Reflective lithography masks and systems and methods | |
| CN102265217A (en) | Substrate planarization with imprint materials and processes | |
| TW412784B (en) | Photoresist film and method for forming pattern thereof | |
| TWI650619B (en) | Method for preparing grating | |
| JPH0210362A (en) | Fine pattern forming method | |
| CN117555205A (en) | Photoetching method and photoetching system | |
| US11573494B2 (en) | Critical dimension (CD) uniformity of photoresist island patterns using alternating phase shifting mask | |
| TW200813640A (en) | Method of forming nanopattern and substrate having pattern formed using the method | |
| CN118173434A (en) | Patterning method and patterning system for semiconductor process | |
| CN118210201A (en) | Multiple patterning method and multiple patterning system for semiconductor process | |
| CN118173435A (en) | Manufacturing method and manufacturing system for manufacturing fin of fin field effect transistor | |
| US20080318153A1 (en) | Photosensitive layer stack | |
| CN118213266A (en) | Patterning method and patterning system for semiconductor process | |
| CN118173498A (en) | Method and system for forming a via in a semiconductor structure | |
| TW201642312A (en) | Method for patterning incorporating misalignment error protection | |
| CN118173497A (en) | Method and system for forming a via in a semiconductor structure | |
| CN118412269A (en) | Patterning method and patterning system for semiconductor process | |
| CN118169968A (en) | Method and computing device for forming semiconductor structure | |
| TW202417972A (en) | Patterning method using secondary resist surface functionalization for mask formation | |
| TWI259523B (en) | Method for forming photoresist pattern and method for trimming photoresist pattern | |
| TWI286787B (en) | Lithography process | |
| Sinha et al. | Lithography Via Top Surface Imaging Using Area Selective Atomic Layer Deposition |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |